##############################################################
|
##############################################################
|
#
|
#
|
# Xilinx Core Generator version 14.2
|
# Xilinx Core Generator version 14.3
|
# Date: Tue Nov 20 02:34:08 2012
|
# Date: Fri Feb 07 09:32:54 2014
|
#
|
#
|
##############################################################
|
##############################################################
|
#
|
#
|
# This file contains the customisation parameters for a
|
# This file contains the customisation parameters for a
|
# Xilinx CORE Generator IP GUI. It is strongly recommended
|
# Xilinx CORE Generator IP GUI. It is strongly recommended
|
# that you do not manually alter this file as it may cause
|
# that you do not manually alter this file as it may cause
|
# unexpected and unsupported behavior.
|
# unexpected and unsupported behavior.
|
#
|
#
|
##############################################################
|
##############################################################
|
#
|
#
|
# Generated from component: xilinx.com:ip:chipscope_vio:1.05.a
|
# Generated from component: xilinx.com:ip:chipscope_vio:1.05.a
|
#
|
#
|
##############################################################
|
##############################################################
|
#
|
#
|
# BEGIN Project Options
|
# BEGIN Project Options
|
SET addpads = false
|
SET addpads = false
|
SET asysymbol = true
|
SET asysymbol = true
|
SET busformat = BusFormatAngleBracketNotRipped
|
SET busformat = BusFormatAngleBracketNotRipped
|
SET createndf = false
|
SET createndf = false
|
SET designentry = Verilog
|
SET designentry = Verilog
|
SET device = xc7z020
|
SET device = xc7z020
|
SET devicefamily = zynq
|
SET devicefamily = zynq
|
SET flowvendor = Other
|
SET flowvendor = Other
|
SET formalverification = false
|
SET formalverification = false
|
SET foundationsym = false
|
SET foundationsym = false
|
SET implementationfiletype = Ngc
|
SET implementationfiletype = Ngc
|
SET package = clg400
|
SET package = clg400
|
SET removerpms = false
|
SET removerpms = false
|
SET simulationfiles = Structural
|
SET simulationfiles = Structural
|
SET speedgrade = -2
|
SET speedgrade = -2
|
SET verilogsim = true
|
SET verilogsim = true
|
SET vhdlsim = false
|
SET vhdlsim = false
|
# END Project Options
|
# END Project Options
|
# BEGIN Select
|
# BEGIN Select
|
SELECT VIO_(ChipScope_Pro_-_Virtual_Input/Output) family Xilinx,_Inc. 1.05.a
|
SELECT VIO_(ChipScope_Pro_-_Virtual_Input/Output) family Xilinx,_Inc. 1.05.a
|
# END Select
|
# END Select
|
# BEGIN Parameters
|
# BEGIN Parameters
|
CSET asynchronous_input_port_width=8
|
CSET asynchronous_input_port_width=8
|
CSET asynchronous_output_port_width=8
|
CSET asynchronous_output_port_width=8
|
CSET component_name=chipscope_vio_fifo
|
CSET component_name=chipscope_vio_fifo
|
CSET constraint_type=external
|
CSET constraint_type=external
|
CSET enable_asynchronous_input_port=false
|
CSET enable_asynchronous_input_port=false
|
CSET enable_asynchronous_output_port=false
|
CSET enable_asynchronous_output_port=false
|
CSET enable_synchronous_input_port=true
|
CSET enable_synchronous_input_port=true
|
CSET enable_synchronous_output_port=true
|
CSET enable_synchronous_output_port=true
|
CSET example_design=true
|
CSET example_design=true
|
CSET invert_clock_input=false
|
CSET invert_clock_input=false
|
CSET synchronous_input_port_width=92
|
CSET synchronous_input_port_width=108
|
CSET synchronous_output_port_width=2
|
CSET synchronous_output_port_width=2
|
# END Parameters
|
# END Parameters
|
# BEGIN Extra information
|
# BEGIN Extra information
|
MISC pkg_timestamp=2012-07-21T03:12:17Z
|
MISC pkg_timestamp=2012-10-12T23:08:55Z
|
# END Extra information
|
# END Extra information
|
GENERATE
|
GENERATE
|
# CRC: 9f8da0d5
|
# CRC: 4363574a
|
|
|
