OpenCores
URL https://opencores.org/ocsvn/c16/c16/trunk

Subversion Repositories c16

[/] [c16/] [trunk/] [vhdl/] [cpu16.ise] - Diff between revs 21 and 26

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 21 Rev 26 
PK
 
PK
 

__OBJSTORE__/PK
 

__OBJSTORE__/PK
 
__OBJSTORE__/common/PK
 
__OBJSTORE__/common/PK
 
__OBJSTORE__/ProjectNavigator/PK
 
__OBJSTORE__/ProjectNavigator/PK
 

__REGISTRY__/PK
 

__REGISTRY__/PK
 
__REGISTRY__/bitgen/PK
 
__REGISTRY__/bitgen/PK
 
6..__REGISTRY__/bitgen/regkeysClientMessageOutputFile
 
6..__REGISTRY__/bitgen/regkeysClientMessageOutputFile
 
_xmsgs/bitgen.xmsgs
 
_xmsgs/bitgen.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/common/PK
 
__REGISTRY__/common/PK
 
|,""__REGISTRY__/common/regkeysMessageFilterFile
 
|,""__REGISTRY__/common/regkeysMessageFilterFile
 
filter.filter
 
filter.filter
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/cpldfit/PK
 
__REGISTRY__/cpldfit/PK
 
S//__REGISTRY__/cpldfit/regkeysClientMessageOutputFile
 
S//__REGISTRY__/cpldfit/regkeysClientMessageOutputFile
 
_xmsgs/cpldfit.xmsgs
 
_xmsgs/cpldfit.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/dumpngdio/PK
 
__REGISTRY__/dumpngdio/PK
 
Nu11__REGISTRY__/dumpngdio/regkeysClientMessageOutputFile
 
Nu11__REGISTRY__/dumpngdio/regkeysClientMessageOutputFile
 
_xmsgs/dumpngdio.xmsgs
 
_xmsgs/dumpngdio.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/fuse/PK
 
__REGISTRY__/fuse/PK
 
!6,,__REGISTRY__/fuse/regkeysClientMessageOutputFile
 
!6,,__REGISTRY__/fuse/regkeysClientMessageOutputFile
 
_xmsgs/fuse.xmsgs
 
_xmsgs/fuse.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/hprep6/PK
 
__REGISTRY__/hprep6/PK
 
a..__REGISTRY__/hprep6/regkeysClientMessageOutputFile
 
a..__REGISTRY__/hprep6/regkeysClientMessageOutputFile
 
_xmsgs/hprep6.xmsgs
 
_xmsgs/hprep6.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/idem/PK
 
__REGISTRY__/idem/PK
 
,,__REGISTRY__/idem/regkeysClientMessageOutputFile
 
,,__REGISTRY__/idem/regkeysClientMessageOutputFile
 
_xmsgs/idem.xmsgs
 
_xmsgs/idem.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/map/PK
 
__REGISTRY__/map/PK
 
[++__REGISTRY__/map/regkeysClientMessageOutputFile
 
[++__REGISTRY__/map/regkeysClientMessageOutputFile
 
_xmsgs/map.xmsgs
 
_xmsgs/map.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/netgen/PK
 
__REGISTRY__/netgen/PK
 
e6~..__REGISTRY__/netgen/regkeysClientMessageOutputFile
 
e6~..__REGISTRY__/netgen/regkeysClientMessageOutputFile
 
_xmsgs/netgen.xmsgs
 
_xmsgs/netgen.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/ngc2edif/PK
 
__REGISTRY__/ngc2edif/PK
 
OUś00__REGISTRY__/ngc2edif/regkeysClientMessageOutputFile
 
OUś00__REGISTRY__/ngc2edif/regkeysClientMessageOutputFile
 
_xmsgs/ngc2edif.xmsgs
 
_xmsgs/ngc2edif.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/ngcbuild/PK
 
__REGISTRY__/ngcbuild/PK
 
E00__REGISTRY__/ngcbuild/regkeysClientMessageOutputFile
 
E00__REGISTRY__/ngcbuild/regkeysClientMessageOutputFile
 
_xmsgs/ngcbuild.xmsgs
 
_xmsgs/ngcbuild.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/ngdbuild/PK
 
__REGISTRY__/ngdbuild/PK
 
Jx00__REGISTRY__/ngdbuild/regkeysClientMessageOutputFile
 
Jx00__REGISTRY__/ngdbuild/regkeysClientMessageOutputFile
 
_xmsgs/ngdbuild.xmsgs
 
_xmsgs/ngdbuild.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/par/PK
 
__REGISTRY__/par/PK
 
++__REGISTRY__/par/regkeysClientMessageOutputFile
 
++__REGISTRY__/par/regkeysClientMessageOutputFile
 
_xmsgs/par.xmsgs
 
_xmsgs/par.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/ProjectNavigator/PK
 
__REGISTRY__/ProjectNavigator/PK
 
%__REGISTRY__/ProjectNavigator/NORMAL/PK
 
%__REGISTRY__/ProjectNavigator/NORMAL/PK
 
զhh,__REGISTRY__/ProjectNavigator/NORMAL/regkeys_SynthExtractROM
 
զhh,__REGISTRY__/ProjectNavigator/NORMAL/regkeys_SynthExtractROM
 
xstvhd, virtexe, Schematic.t_synthesize, 1064066560, False
 
xstvhd, virtexe, Schematic.t_synthesize, 1064066560, False
 
s
 
s
 
_SynthFsmEncode
 
_SynthFsmEncode
 
xstvhd, virtexe, Schematic.t_synthesize, 1116086502, User
 
xstvhd, virtexe, Schematic.t_synthesize, 1116086502, User
 
s
 
s
 
_SynthOpt
 
_SynthOpt
 
xstvhd, virtexe, Schematic.t_synthesize, 1116089935, Area
 
xstvhd, virtexe, Schematic.t_synthesize, 1116089935, Area
 
s
 
s
 
_SynthPipelining
 
_SynthPipelining
 
synprovhd, virtex, VHDL.t_synthesize, 1114958157, TRUE
 
synprovhd, virtex, VHDL.t_synthesize, 1114958157, TRUE
 
s
 
s
 
_SynthResSharing
 
_SynthResSharing
 
xstvhd, virtexe, Schematic.t_synthesize, 1116084374, False
 
xstvhd, virtexe, Schematic.t_synthesize, 1116084374, False
 
s
 
s
 
_SynthUseFsmExplorerData
 
_SynthUseFsmExplorerData
 
synprovhd, virtex, VHDL.t_synthesize, 1114958157, TRUE
 
synprovhd, virtex, VHDL.t_synthesize, 1114958157, TRUE
 
s
 
s
 
p_CompxlibTargetSimulator
 
p_CompxlibTargetSimulator
 
xstvhd, virtexe, Design.t_compLibraries, 1115657433, ModelSim SE
 
xstvhd, virtexe, Design.t_compLibraries, 1115657433, ModelSim SE
 
s
 
s
 
p_ModelSimSignalWin
 
p_ModelSimSignalWin
 
xstvhd, virtexe, VHDL Test Bench.t_MSimulatePostPlace&RouteVhdlModel, 1056198882, False
 
xstvhd, virtexe, VHDL Test Bench.t_MSimulatePostPlace&RouteVhdlModel, 1056198882, False
 
s
 
s
 
p_ModelSimStructWin
 
p_ModelSimStructWin
 
xstvhd, virtexe, VHDL Test Bench.t_MSimulatePostPlace&RouteVhdlModel, 1056198882, False
 
xstvhd, virtexe, VHDL Test Bench.t_MSimulatePostPlace&RouteVhdlModel, 1056198882, False
 
s
 
s
 
p_SimModelTarget
 
p_SimModelTarget
 
xstvhd, virtexe, VHDL.t_postMapSimModel, 1116093587, ModelSim XE (VHDL)
 
xstvhd, virtexe, VHDL.t_postMapSimModel, 1116093587, ModelSim XE (VHDL)
 
s
 
s
 
p_xstHierarchySeparator
 
p_xstHierarchySeparator
 
xstvhd, virtexe, Schematic.t_synthesize, 1114958157, _
 
xstvhd, virtexe, Schematic.t_synthesize, 1114958157, _
 
s
 
s
 
p_xstSafeImplement
 
p_xstSafeImplement
 
xstvhd, virtexe, Schematic.t_synthesize, 1116089935, Yes
 
xstvhd, virtexe, Schematic.t_synthesize, 1116089935, Yes
 
s
 
s
 
p_xstTristate2Logic
 
p_xstTristate2Logic
 
xstvhd, virtexe, Schematic.t_synthesize, 1114958157, Yes
 
xstvhd, virtexe, Schematic.t_synthesize, 1114958157, Yes
 
s
 
s
 
xilxMapCoverMode
 
xilxMapCoverMode
 
xstvhd, virtexe, Implementation.t_placeAndRouteDes, 1115141585, Area
 
xstvhd, virtexe, Implementation.t_placeAndRouteDes, 1115141585, Area
 
s
 
s
 
xilxMapTimingDrivenPacking
 
xilxMapTimingDrivenPacking
 
xstvhd, virtexe, Implementation.t_placeAndRouteDes, 1115140736, False
 
xstvhd, virtexe, Implementation.t_placeAndRouteDes, 1115140736, False
 
s
 
s
 
xilxNgdbldNTType
 
xilxNgdbldNTType
 
xstvhd, virtexe, Implementation.t_placeAndRouteDes, 1116090090, On
 
xstvhd, virtexe, Implementation.t_placeAndRouteDes, 1116090090, On
 
s
 
s
 
xilxPAReffortLevel
 
xilxPAReffortLevel
 
xstvhd, virtexe, Implementation.t_placeAndRouteDes, 1115140790, Standard
 
xstvhd, virtexe, Implementation.t_placeAndRouteDes, 1115140790, Standard
 
s
 
s
 
PK
 
PK
 
)__REGISTRY__/ProjectNavigator/STATUS-ALL/PK
 
)__REGISTRY__/ProjectNavigator/STATUS-ALL/PK
 

"حPP0__REGISTRY__/ProjectNavigator/STATUS-ALL/regkeysboard_cpu.ncdFile
 

"حPP0__REGISTRY__/ProjectNavigator/STATUS-ALL/regkeysboard_cpu.ncdFile
 
WARNINGS,1119174850
 
WARNINGS,1119174850
 
s
 
s
 
board_cpu.ngcFile
 
board_cpu.ngcFile
 
WARNINGS,1119174451
 
WARNINGS,1119174451
 
s
 
s
 
PK
 
PK
 
x7))%__REGISTRY__/ProjectNavigator/regkeys0
 
x7))%__REGISTRY__/ProjectNavigator/regkeys0
 
JDF H
 
JDF H
 
s
 
s
 
1
 
1
 
// Created by Project Navigator ver 1.0
 
// Created by Project Navigator ver 1.0
 
s
 
s
 
10
 
10
 
DEVTOPLEVELMODULETYPE HDL
 
DEVTOPLEVELMODULETYPE HDL
 
s
 
s
 
11
 
11
 
TOPLEVELMODULETYPETIME 0
 
TOPLEVELMODULETYPETIME 0
 
s
 
s
 
12
 
12
 
DEVSYNTHESISTOOL XST (VHDL/Verilog)
 
DEVSYNTHESISTOOL XST (VHDL/Verilog)
 
s
 
s
 
13
 
13
 
SYNTHESISTOOLTIME 0
 
SYNTHESISTOOLTIME 0
 
s
 
s
 
14
 
14
 
DEVSIMULATOR Modelsim
 
DEVSIMULATOR Modelsim
 
s
 
s
 
15
 
15
 
SIMULATORTIME 0
 
SIMULATORTIME 0
 
s
 
s
 
16
 
16
 
DEVGENERATEDSIMULATIONMODEL VHDL
 
DEVGENERATEDSIMULATIONMODEL VHDL
 
s
 
s
 
17
 
17
 
GENERATEDSIMULATIONMODELTIME 0
 
GENERATEDSIMULATIONMODELTIME 0
 
s
 
s
 
18
 
18
 
STIMULUS test.vhd
 
STIMULUS test.vhd
 
s
 
s
 
19
 
19
 
SOURCE memory.vhd
 
SOURCE memory.vhd
 
s
 
s
 
2
 
2
 
DEVFAM virtexe
 
DEVFAM virtexe
 
s
 
s
 
20
 
20
 
SOURCE uart_rx.vhd
 
SOURCE uart_rx.vhd
 
s
 
s
 
21
 
21
 
SOURCE uart_tx.vhd
 
SOURCE uart_tx.vhd
 
s
 
s
 
22
 
22
 
SOURCE alu8.vhd
 
SOURCE alu8.vhd
 
s
 
s
 
23
 
23
 
SOURCE temperature.vhd
 
SOURCE temperature.vhd
 
s
 
s
 
24
 
24
 
SOURCE cpu_engine.vhd
 
SOURCE cpu_engine.vhd
 
s
 
s
 
25
 
25
 
SOURCE data_core.vhd
 
SOURCE data_core.vhd
 
s
 
s
 
26
 
26
 
SOURCE uart.vhd
 
SOURCE uart.vhd
 
s
 
s
 
27
 
27
 
SOURCE uart._baudgen.vhd
 
SOURCE uart._baudgen.vhd
 
s
 
s
 
28
 
28
 
SOURCE opcode_decoder.vhd
 
SOURCE opcode_decoder.vhd
 
s
 
s
 
29
 
29
 
SOURCE opcode_fetch.vhd
 
SOURCE opcode_fetch.vhd
 
s
 
s
 
3
 
3
 
DEVFAMTIME 0
 
DEVFAMTIME 0
 
s
 
s
 
30
 
30
 
SOURCE select_yy.vhd
 
SOURCE select_yy.vhd
 
s
 
s
 
31
 
31
 
SOURCE BaudGen.vhd
 
SOURCE BaudGen.vhd
 
s
 
s
 
32
 
32
 
SOURCE input_output.vhd
 
SOURCE input_output.vhd
 
s
 
s
 
33
 
33
 
SOURCE ds1722.vhd
 
SOURCE ds1722.vhd
 
s
 
s
 
34
 
34
 
SOURCE bin_to_7segment.vhd
 
SOURCE bin_to_7segment.vhd
 
s
 
s
 
35
 
35
 
SOURCE mem_content.vhd
 
SOURCE mem_content.vhd
 
s
 
s
 
36
 
36
 
SOURCE cpu_pack.vhd
 
SOURCE cpu_pack.vhd
 
s
 
s
 
37
 
37
 
SOURCE cpu.vhd
 
SOURCE cpu.vhd
 
s
 
s
 
38
 
38
 
SOURCE Board_cpu.vhd
 
SOURCE Board_cpu.vhd
 
s
 
s
 
39
 
39
 
DEPASSOC board_cpu board_cpu.ucf
 
DEPASSOC board_cpu board_cpu.ucf
 
s
 
s
 
4
 
4
 
DEVICE xcv100e
 
DEVICE xcv100e
 
s
 
s
 
5
 
5
 
DEVICETIME 1064066933
 
DEVICETIME 1064066933
 
s
 
s
 
6
 
6
 
DEVPKG pq240
 
DEVPKG pq240
 
s
 
s
 
7
 
7
 
DEVPKGTIME 1119174678
 
DEVPKGTIME 1119174678
 
s
 
s
 
8
 
8
 
DEVSPEED -6
 
DEVSPEED -6
 
s
 
s
 
9
 
9
 
DEVSPEEDTIME 1064065691
 
DEVSPEEDTIME 1064065691
 
s
 
s
 
NumEntries
 
NumEntries
 
40
 
40
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/runner/PK
 
__REGISTRY__/runner/PK
 
p7..__REGISTRY__/runner/regkeysClientMessageOutputFile
 
p7..__REGISTRY__/runner/regkeysClientMessageOutputFile
 
_xmsgs/runner.xmsgs
 
_xmsgs/runner.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/taengine/PK
 
__REGISTRY__/taengine/PK
 
00__REGISTRY__/taengine/regkeysClientMessageOutputFile
 
00__REGISTRY__/taengine/regkeysClientMessageOutputFile
 
_xmsgs/taengine.xmsgs
 
_xmsgs/taengine.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/trce/PK
 
__REGISTRY__/trce/PK
 

 

 
,,__REGISTRY__/trce/regkeysClientMessageOutputFile
 
,,__REGISTRY__/trce/regkeysClientMessageOutputFile
 
_xmsgs/trce.xmsgs
 
_xmsgs/trce.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/tsim/PK
 
__REGISTRY__/tsim/PK
 
\-`,,__REGISTRY__/tsim/regkeysClientMessageOutputFile
 
\-`,,__REGISTRY__/tsim/regkeysClientMessageOutputFile
 
_xmsgs/tsim.xmsgs
 
_xmsgs/tsim.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/vhpcomp/PK
 
__REGISTRY__/vhpcomp/PK
 
Di//__REGISTRY__/vhpcomp/regkeysClientMessageOutputFile
 
Di//__REGISTRY__/vhpcomp/regkeysClientMessageOutputFile
 
_xmsgs/vhpcomp.xmsgs
 
_xmsgs/vhpcomp.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/vlogcomp/PK
 
__REGISTRY__/vlogcomp/PK
 
]00__REGISTRY__/vlogcomp/regkeysClientMessageOutputFile
 
]00__REGISTRY__/vlogcomp/regkeysClientMessageOutputFile
 
_xmsgs/vlogcomp.xmsgs
 
_xmsgs/vlogcomp.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/XSLTProcess/PK
 
__REGISTRY__/XSLTProcess/PK
 
q33 __REGISTRY__/XSLTProcess/regkeysClientMessageOutputFile
 
q33 __REGISTRY__/XSLTProcess/regkeysClientMessageOutputFile
 
_xmsgs/XSLTProcess.xmsgs
 
_xmsgs/XSLTProcess.xmsgs
 
s
 
s
 
PK
 
PK
 
__REGISTRY__/xst/PK
 
__REGISTRY__/xst/PK
 
++__REGISTRY__/xst/regkeysClientMessageOutputFile
 
++__REGISTRY__/xst/regkeysClientMessageOutputFile
 
_xmsgs/xst.xmsgs
 
_xmsgs/xst.xmsgs
 
s
 
s
 
PK
 
PK
 
,GGversionREPOSITORY_VERSION
 
,GGversionREPOSITORY_VERSION
 
1.1
 
1.1
 
REGISTRY_VERSION
 
REGISTRY_VERSION
 
1.1
 
1.1
 
OBJSTORE_VERSION
 
OBJSTORE_VERSION
 
1.0
 
1.0
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.