--
|
|
-- This file is an automatically generated VHDL testbench
|
|
-- by MakeTestBench (version 1.702)
|
|
--
|
|
-- Created on : 01 March 2018
|
|
--
|
|
-- Tested entity : interlaken_scrambler
|
|
-- Tested entity from : scrambler_interlaken.vhd
|
|
--
|
|
library ieee;
|
library ieee;
|
use ieee.std_logic_1164.all;
|
use ieee.std_logic_1164.all;
|
|
|
entity testbench_scrambler is
|
entity testbench_scrambler is
|
end entity testbench_scrambler;
|
end entity testbench_scrambler;
|
|
|
architecture tb_interlaken_scrambler of testbench_scrambler is
|
architecture tb_interlaken_scrambler of testbench_scrambler is
|
component Scrambler is
|
|
port (
|
|
clk : in std_logic;
|
|
Scram_Rst : in std_logic;
|
|
lane_number : in std_logic_vector(3 downto 0);
|
|
Data_Control_In : in std_logic;
|
|
Data_Control_Out: out std_logic;
|
|
data_in : in std_logic_vector(63 downto 0);
|
|
scram_en : in std_logic;
|
|
data_out : out std_logic_vector(63 downto 0);
|
|
Data_Valid_Out : out std_logic
|
|
);
|
|
end component Scrambler;
|
|
|
|
for uut : Scrambler use entity work.Scrambler(behavior);
|
signal Clk : std_logic := '1'; -- System clock
|
|
signal Scram_Rst : std_logic := '1'; -- Scrambler reset, use for initialization
|
|
|
|
signal Data_In : std_logic_vector (63 downto 0);-- Data input
|
|
signal Data_Out : std_logic_vector (63 downto 0);-- Data output
|
|
|
signal clk : std_logic := '1';
|
signal Lane_Number : std_logic_vector (3 downto 0); -- Each lane number starts with different scrambler word
|
signal Scram_Rst : std_logic := '1';
|
signal Scrambler_En : std_logic; -- Input valid
|
signal lane_number : std_logic_vector(3 downto 0) := "0001";
|
signal Data_Control_In : std_logic; -- Indicates a control word
|
signal Data_Control_In : std_logic;
|
signal Data_Control_Out : std_logic; -- Output control word indication
|
signal Data_Control_Out : std_logic;
|
|
signal data_in : std_logic_vector(63 downto 0);
|
signal Data_Valid_In : std_logic; -- Input valid
|
signal scram_en : std_logic := '0';
|
signal Data_Valid_Out : std_logic; -- Output valid
|
signal data_out : std_logic_vector(63 downto 0);
|
signal Gearboxready : std_logic;
|
signal Data_Valid_Out : std_logic := '0';
|
|
|
|
constant CLK_PERIOD : time := 10 ns;
|
constant CLK_PERIOD : time := 10 ns;
|
|
|
begin
|
begin
|
uut : Scrambler port map (
|
uut : entity work.Scrambler
|
|
port map (
|
clk => clk,
|
clk => clk,
|
Scram_Rst => Scram_Rst,
|
Scram_Rst => Scram_Rst,
|
lane_number => lane_number,
|
lane_number => lane_number,
|
Data_Control_In => Data_Control_In,
|
Data_Control_In => Data_Control_In,
|
Data_Control_Out => Data_Control_Out,
|
Data_Control_Out => Data_Control_Out,
|
data_in => data_in,
|
data_in => data_in,
|
scram_en => scram_en,
|
scram_en => scram_en,
|
data_out => data_out,
|
data_out => data_out,
|
Data_Valid_Out => Data_Valid_Out
|
Data_Valid_Out => Data_Valid_Out
|
);
|
);
|
|
|
Clk_process :process
|
Clk_process :process
|
begin
|
begin
|
clk <= '1';
|
clk <= '1';
|
wait for CLK_PERIOD/2; --for half of clock period clk stays at '0'.
|
wait for CLK_PERIOD/2; --for half of clock period clk stays at '0'.
|
clk <= '0';
|
clk <= '0';
|
wait for CLK_PERIOD/2; --for next half of clock period clk stays at '1'.
|
wait for CLK_PERIOD/2; --for next half of clock period clk stays at '1'.
|
end process;
|
end process;
|
|
|
simulation : process
|
simulation : process
|
begin
|
begin
|
wait for 1 ps;
|
wait for 1 ps;
|
|
Data_Valid_Out <= '0';
|
|
Lane_number <= "0001";
|
data_in <= (others=>'0');
|
data_in <= (others=>'0');
|
wait for CLK_PERIOD;
|
wait for CLK_PERIOD*2;
|
|
|
wait for CLK_PERIOD;
|
|
|
|
Scram_Rst <= '0';
|
Scram_Rst <= '0';
|
scram_en <= '1';
|
scram_en <= '1';
|
data_in <= X"5f5e5d5c5b5a5958";
|
data_in <= X"5f5e5d5c5b5a5958";
|
wait for CLK_PERIOD;
|
wait for CLK_PERIOD;
|
|
|
Data_Control_In <= '1';
|
Data_Control_In <= '1';
|
Data_In <= X"78f678f678f678f6";
|
Data_In <= X"78f678f678f678f6";
|
wait for CLK_PERIOD;
|
wait for CLK_PERIOD;
|
|
|
Data_Control_In <= '0';
|
Data_Control_In <= '0';
|
data_in <= X"2f5e5d5c5b5a5958";
|
data_in <= X"2f5e5d5c5b5a5958";
|
wait for CLK_PERIOD;
|
wait for CLK_PERIOD;
|
|
|
data_in <= X"9f5e5d5c5b5a5958";
|
data_in <= X"9f5e5d5c5b5a5958";
|
wait for CLK_PERIOD*2;
|
wait for CLK_PERIOD*2;
|
|
|
data_in <= X"bf21a2a3a4a5a6a7";
|
data_in <= X"bf21a2a3a4a5a6a7";
|
Scram_Rst <= '1';
|
Scram_Rst <= '1';
|
wait for CLK_PERIOD;
|
wait for CLK_PERIOD;
|
|
|
Scram_Rst <='0';
|
Scram_Rst <='0';
|
wait for CLK_PERIOD;
|
wait for CLK_PERIOD;
|
|
|
data_in <= X"2f5e5a5c5b60f2a0";
|
data_in <= X"2f5e5a5c5b60f2a0";
|
wait for CLK_PERIOD;
|
wait for CLK_PERIOD;
|
|
|
data_in <= X"635e22a3a4a5a7a7";
|
data_in <= X"635e22a3a4a5a7a7";
|
wait for CLK_PERIOD;
|
wait for CLK_PERIOD;
|
|
|
data_in <= X"60b35d5dc4a582a7";
|
data_in <= X"60b35d5dc4a582a7";
|
wait for CLK_PERIOD;
|
wait for CLK_PERIOD;
|
|
|
data_in <= X"2f5e5d5c5b5a5958";
|
data_in <= X"2f5e5d5c5b5a5958";
|
wait for CLK_PERIOD;
|
wait for CLK_PERIOD;
|
|
|
Data_Control_In <= '1';
|
Data_Control_In <= '1';
|
Data_In <= X"78f678f678f678f6";
|
Data_In <= X"78f678f678f678f6";
|
wait for CLK_PERIOD;
|
wait for CLK_PERIOD;
|
|
|
Data_Control_In <= '0';
|
Data_Control_In <= '0';
|
wait for CLK_PERIOD;
|
wait for CLK_PERIOD;
|
|
|
wait for CLK_PERIOD;
|
wait for CLK_PERIOD;
|
|
|
wait;
|
wait;
|
end process;
|
end process;
|
|
|
end architecture tb_interlaken_scrambler;
|
end architecture tb_interlaken_scrambler;
|
|
|
|
|
