OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [branches/] [samiam95124/] [project/] [cpu8080_tbw.tbw] - Diff between revs 28 and 33

Only display areas with differences | Details | Blame | View Log

Rev 28 Rev 33
version 3
version 3
C:/Xilinx/ISEexamples/cpu8080/testbench.v
C:/Xilinx/ISEexamples/cpu8080/testbench.v
testbench
testbench
VERILOG
VERILOG
VERILOG
VERILOG
cpu8080_tbw.xwv
cpu8080_tbw.xwv
Clocked
Clocked
-
-
-
-
200000000000
200000000000
ns
ns
GSR:true
GSR:true
PRLD:false
PRLD:false
100000000
100000000
CLOCK_LIST_BEGIN
CLOCK_LIST_BEGIN
clock
clock
20000000
20000000
20000000
20000000
10000000
10000000
10000000
10000000
100000000
100000000
RISING
RISING
CLOCK_LIST_END
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_BEGIN
addr
addr
clock
clock
b
b
clock
clock
data
data
clock
clock
diag
diag
clock
clock
g
g
clock
clock
hsync_n
hsync_n
clock
clock
inta
inta
clock
clock
intr
intr
clock
clock
ps2_clk
ps2_clk
clock
clock
ps2_data
ps2_data
clock
clock
r
r
clock
clock
readio
readio
clock
clock
readmem
readmem
clock
clock
reset
reset
clock
clock
reset_n
reset_n
clock
clock
vsync_n
vsync_n
clock
clock
waitr
waitr
clock
clock
writeio
writeio
clock
clock
writemem
writemem
clock
clock
SIGNAL_LIST_END
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY
addr_DIFF
addr_DIFF
b_DIFF
b_DIFF
diag_DIFF
diag_DIFF
g_DIFF
g_DIFF
hsync_n_DIFF
hsync_n_DIFF
inta_DIFF
inta_DIFF
intr_DIFF
intr_DIFF
r_DIFF
r_DIFF
readio_DIFF
readio_DIFF
readmem_DIFF
readmem_DIFF
vsync_n_DIFF
vsync_n_DIFF
waitr_DIFF
waitr_DIFF
writeio_DIFF
writeio_DIFF
writemem_DIFF
writemem_DIFF
SIGNALS_NOT_ON_DISPLAY_END
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_BEGIN
MARKER_LIST_END
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_BEGIN
MEASURE_LIST_END
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_BEGIN
clock
clock
reset_n
reset_n
waitr
waitr
inta
inta
intr
intr
readio
readio
readmem
readmem
writeio
writeio
writemem
writemem
addr
addr
data
data
b
b
g
g
r
r
hsync_n
hsync_n
vsync_n
vsync_n
ps2_clk
ps2_clk
ps2_data
ps2_data
diag
diag
SIGNAL_ORDER_END
SIGNAL_ORDER_END
-X-X-X-
-X-X-X-
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.