OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] [doc/] [src/] [DbgSupp.doc] - Diff between revs 134 and 158

Only display areas with differences | Details | Blame | View Log

Rev 134 Rev 158
ࡱ>  zg5@ bjbj22   XXڭ        *5*5*54:nnnh֏b:^F b`
¤X0,
ࡱ>  zg5@ bjbj22   XXڭ        *5*5*54:nnnh֏b:^F b`
¤X0,
7:EEEEEEE$~HRJE*5C+0,CCE0E:AZAZAZCl480EAZCEAZAZZ 
7:EEEEEEE$~HRJE*5C+0,CCE0E:AZAZAZCl480EAZCEAZAZZ 
-510VBw neKQ$5"F<^F	%L_LB
Lp1^5r841L*52;Z=:AZ>?i;;;EE::Y::







SoC Debug Interface 


Author: Igor Mohor
IgorM@opencores.org


Rev. 2.1
March 14, 2004























Copyright (C) 2001 - 2004 OPENCORES.ORG and Authors.

This document is free; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.

This document is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.
Revision History
Rev.DateAuthorDescription0.102/02/01Igor MohorFirst Draft0.205/04/01IMTrace port added0.316/04/01IMWP and BP number changed, trace modified0.401/05/01IMTitle changed, DEBUG instruction added, scan chains changed, IO ports changed 0.505/05/01IMTSEL and QSEL register changed0.606/05/01IMPorts connected to the OpenRISC changed0.714/05/01IMMODER register changed, trace scan chain changed; SSEL register added0.818/05/01IMRESET bit and signal added; STALLR changed to RISCOP0.923/05/01IMRISC changed to OpenRISC; WISHBONE interface added, SPR and memory access added0.1001/06/01IMMeaning of Instruction status and Load/store status changed in all registers; more details added to Appendix A 0.1110/09/01IMRegister and OpenRISC scan chain operation changed1.019/09/01IMSome registers deleted1.115/10/01IMWISHBONE interface added; RISC Stall signal is set by breakpoint and reset by writing 0 to RISCOP register1.203/12/01IMChain length changed so additional CRC checking can be performed  1.321/01/02Jeanne WiegelmannDocument revised.  1.407/05/02IMRegister MONCNTL added. 1.510/10/02IMWISHBONE Scan Chain changed to show state of the access. 1.606/11/02IMTRST_PAD_I changed from active low signal to active low signal.1.723/09/03Simon SrotMultiple CPU support added, WB 16-bit and 8-bit access possible through WBCNTL register use.2.001/02/04IMNew version of debug interface. Document name changed, Document split into two documents, one for TAP and one for debug.2.114/03/04IMMissing things added to the documents.
Contents
 TOC \o "1-4" \h \z  HYPERLINK \l "_Toc67050066" 1   PAGEREF _Toc67050066 \h 7
 HYPERLINK \l "_Toc67050067" Introduction     PAGEREF _Toc67050067 \h 7
 HYPERLINK \l "_Toc67050068" 2        PAGEREF _Toc67050068 \h 8
 HYPERLINK \l "_Toc67050069" IO Ports         PAGEREF _Toc67050069 \h 8
 HYPERLINK \l "_Toc67050070" 2.1 TAP Ports    PAGEREF _Toc67050070 \h 8
 HYPERLINK \l "_Toc67050071" 2.2 CPU Ports    PAGEREF _Toc67050071 \h 9
 HYPERLINK \l "_Toc67050072" 2.3 WISHBONE Ports       PAGEREF _Toc67050072 \h 9
 HYPERLINK \l "_Toc67050073" 3        PAGEREF _Toc67050073 \h 11
 HYPERLINK \l "_Toc67050074" Registers       PAGEREF _Toc67050074 \h 11
 HYPERLINK \l "_Toc67050075" 3.1 CPU Registers List  PAGEREF _Toc67050075 \h 11
 HYPERLINK \l "_Toc67050076" 3.2 CPU Operation Register      PAGEREF _Toc67050076 \h 12
 HYPERLINK \l "_Toc67050077" 3.3 CPU Select Register         PAGEREF _Toc67050077 \h 13
 HYPERLINK \l "_Toc67050078" 4       PAGEREF _Toc67050078 \h 14
 HYPERLINK \l "_Toc67050079" Operation       PAGEREF _Toc67050079 \h 14
 HYPERLINK \l "_Toc67050080" 4.1 Chain Selection     PAGEREF _Toc67050080 \h 14
 HYPERLINK \l "_Toc67050081" 4.2 WISHBONE Sub-module         PAGEREF _Toc67050081 \h 16
 HYPERLINK \l "_Toc67050082" 4.2.1 WISHBONE Read operation   PAGEREF _Toc67050082 \h 17
 HYPERLINK \l "_Toc67050083" 4.2.2 WISHBONE Write operation  PAGEREF _Toc67050083 \h 18
 HYPERLINK \l "_Toc67050084" 4.2.3 READx/WRITEx instruction  PAGEREF _Toc67050084 \h 19
 HYPERLINK \l "_Toc67050085" 4.2.4 GO instruction    PAGEREF _Toc67050085 \h 21
 HYPERLINK \l "_Toc67050086" 4.2.4.1 GO with READx requested         PAGEREF _Toc67050086 \h 21
 HYPERLINK \l "_Toc67050087" 4.2.4.2 GO with WRITEx requested        PAGEREF _Toc67050087 \h 23
 HYPERLINK \l "_Toc67050088" 4.2.5 STATUS instruction        PAGEREF _Toc67050088 \h 25
 HYPERLINK \l "_Toc67050089" 4.2.6 Data and select signals   PAGEREF _Toc67050089 \h 28
 HYPERLINK \l "_Toc67050090" 4.2.7 Accessing slow devices    PAGEREF _Toc67050090 \h 29
 HYPERLINK \l "_Toc67050091" 4.2.7.1 Reading from slow device        PAGEREF _Toc67050091 \h 29
 HYPERLINK \l "_Toc67050092" 4.2.7.2 Writing to slow device  PAGEREF _Toc67050092 \h 30
 HYPERLINK \l "_Toc67050093" 4.2.8 Error and retry on the WISHBONE   PAGEREF _Toc67050093 \h 31
 HYPERLINK \l "_Toc67050094" 4.3 CPU Sub-module      PAGEREF _Toc67050094 \h 32
 HYPERLINK \l "_Toc67050095" 4.3.1 CPU Register Read operation       PAGEREF _Toc67050095 \h 34
 HYPERLINK \l "_Toc67050096" 4.3.2 CPU Register Write operation      PAGEREF _Toc67050096 \h 35
 HYPERLINK \l "_Toc67050097" 4.3.3 CPU Read operation        PAGEREF _Toc67050097 \h 36
 HYPERLINK \l "_Toc67050098" 4.3.4 CPU Write operation       PAGEREF _Toc67050098 \h 37
 HYPERLINK \l "_Toc67050099" 4.3.5 CPU_READx/CPU_WRITEx operation    PAGEREF _Toc67050099 \h 38
 HYPERLINK \l "_Toc67050100" 4.3.6 GO instruction    PAGEREF _Toc67050100 \h 40
 HYPERLINK \l "_Toc67050101" 4.3.6.1 GO with CPU_READx requested     PAGEREF _Toc67050101 \h 40
 HYPERLINK \l "_Toc67050102" 4.3.6.2 GO with CPU_WRITEx requested    PAGEREF _Toc67050102 \h 42
 HYPERLINK \l "_Toc67050103" 4.3.7 Selecting different CPUs  PAGEREF _Toc67050103 \h 44
 HYPERLINK \l "_Toc67050104" 4.3.8 Stalling CPU(s)   PAGEREF _Toc67050104 \h 44
 HYPERLINK \l "_Toc67050105" 4.3.9 Resetting CPUs    PAGEREF _Toc67050105 \h 45
 HYPERLINK \l "_Toc67050106" 5       PAGEREF _Toc67050106 \h 46
 HYPERLINK \l "_Toc67050107" Architecture    PAGEREF _Toc67050107 \h 46
 HYPERLINK \l "_Toc67050108" 5.1 Debug Interface     PAGEREF _Toc67050108 \h 48
 HYPERLINK \l "_Toc67050109" 5.2 CRC sub-module      PAGEREF _Toc67050109 \h 48
 HYPERLINK \l "_Toc67050110" 5.3 WISHBONE sub-module         PAGEREF _Toc67050110 \h 49


Introduction
The Development Interface is used for debugging purposes and is as such an interface between the processor(s), peripheral cores, and any commercial debugger/emulator or BS testing device. The external debugger or BS tester connects to the core via a fully IEEE 1149.1 compatible JTAG TAP port that is not part of this core. TAP is available at the opencores, too (look for project JTAG Test Access Port (TAP)).

IO Ports
2.1 TAP Ports 
Debug interface connects to the TAP controller with the following signals:
PortWidth  DirectionDescriptiontck_i1inputTest clock inputtdi_i1inputTest data inputtdo_o1outputTest data outputshift_dr_i1inputTAP controller state Shift DRpause_dr_i1inputTAP controller state Pause DRupdate_dr_i1inputTAP controller state Update DRdebug_select_i1inputInstruction DEBUG is activatedTable  SEQ Table \* ARABIC 1: TAP Ports

2.2 CPU Ports

Port  Width DirectionDescriptioncpu_clk_i1inputCPU clock signal.cpu_addr_o32outputCPU addresscpu_data_i32inputCPU data input (data from CPU)cpu_data_o32outputCPU data output (data to CPU)cpu_bp_i1inputCPU breakpointcpu_stall_o1outputCPU stall (selected CPU is stalled)cpu_stall_all_o1outputCPU stall all (all unselected CPUs are stalled)cpu_stb_o1outputCPU strobecpu_sel_o8outputCPU select signals (one hot), select the CPUcpu_we_o1outputCPU write enable signal indicates a write cycle when asserted high (read cycle when low).cpu_ack_i1inputCPU acknowledge (signals end of cycle)cpu_rst_o1outputCPU reset output (resets CPU)Table  SEQ Table \* ARABIC 2: CPU Ports

2.3 WISHBONE Ports

Port  Width  DirectionDescriptionwb_clk_i1inputWISHBONE clockwb_rst_i1inputWISHBONE resetwb_ack_i1inputWISHBONE acknowledge indicates a normal cycle terminationwb_adr_o32outputWISHBONE address outputwb_cyc_o1outputWISHBONE cycle encapsulates a valid transfer cycle.wb_dat_i32inputWISHBONE data input (data from WISHBONE)wb_dat_o32outputWISHBONE data output (data to WISHBONE)wb_err_i1inputWISHBONE error acknowledge indicates an abnormal cycle terminationwb_sel_o4outputWISHBONE select indicates which bytes are valid on the data bus. wb_stb_o1outputWISHBONE strobe indicates a valid transfer.wb_we_o1outputWISHBONE  write enable indicates a write cycle when asserted high (read cycle when low).wb_cab_o1outputWISHBONE consecutive address burst indicates a burst cycle.wb_cti_o3outputWISHBONE cycle type identifier indicates type of cycle (single, burst, end of burst)wb_bte_o2outputWISHBONE burst type extensionTable  SEQ Table \* ARABIC 3: WISHBONE Ports


Registers
This section specifies all registers in the Debug Interface. There are currently two sub-modules in the debug interface, WISHBONE and CPU. 
WISHBONE sub-module doesnt have internal registers. 
CPU sub-module does have internal registers and they are described in the following section.

3.1 CPU Registers List

Name Address Width AccessDescriptionCPU_OP0x08R/WCPU Operation RegisterCPU_SEL0x18R/WCPU Select Register
Table  SEQ Table \* ARABIC 4: CPU Register List

3.2 CPU Operation Register

Bit #AccessDescription7:3Reserved2R/WCPUSTALLALL  Stall all unselected CPUs
0 = normal operation
1 = Stall all unselected CPUs1R/WRESET  Reset CPU
0 = normal
1 = reset0R/WCPUSTALL  CPU Stall
0 = normal operation
1 = Stall CPU. CPU can also set this bit by inserting the cpu_bp_i signal.Table  SEQ Table \* ARABIC 5: CPU_OP Register
Reset Value:
   CPU_OP: 00h

3.3 CPU Select Register

Bit # AccessDescription7:0R/WCPUSEL  Select one CPU
00000001b = Selects CPU 0 (cpu_sel_o [0] is active)
00000010b = Selects CPU 1 (cpu_sel_o [1] is active)
00000100b = Selects CPU 2 (cpu_sel_o [2] is active)
00001000b = Selects CPU 3 (cpu_sel_o [3] is active)
00010000b = Selects CPU 4 (cpu_sel_o [4] is active)
00100000b = Selects CPU 5 (cpu_sel_o [5] is active)
01000000b = Selects CPU 6 (cpu_sel_o [6] is active)
10000000b = Selects CPU 7 (cpu_sel_o [7] is active)
00000000b = NO CPU selected (cpu_sel_o [7:0] not active)Table  SEQ Table \* ARABIC 6: CPU_SEL Register
Reset Value:
     CPU_SEL: 00h


Operation
This section describes the operation of the Debug Interface and its sub-modules. 

4.1 Chain Selection
The debug interface is just an interface between the sub-module that is target specific and the TAP controller. Currently two sub-modules are connected to the debug interface, WISHBONE sub-module and CPU sub-module. Up to 8 sub-modules can be connected to the debug interface.

First thing to do is to select the sub-module. This is done with the chain select instruction. Following needs to be done prior to the chain select operation:
instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information)

Then the chain select instruction needs to be shifted-in through the TAP data chain: 
1-bit with value 1 (This bit is treated as a chain select)
3-bit chain ID (LSB shifted first)
32-bit CRC (MSB shifted first) that is protecting the incoming data (first four bits).
36 bits with value 0 (these bits are ignored in the debug interface)


While the chain select instruction is shifted-in, the following data is shifted out:
36 bits with value 0 (this value should be ignored)
4-bit status
1 if incoming CRC is OK, else 0
1 if command was chain select, else 0
1 if non-existing chain was selected, else 0
always 1
32-bit CRC (MSB shifted first) that is protecting the outgoing data (four bits). Only status bits are protected with this CRC (first 36 bits are ignored). 

 SHAPE  \* MERGEFORMAT 
Figure  SEQ Figure \* ARABIC 1: Chain Selection


See section  REF _Ref63228021 \h 5.2 CRC sub-module on page  PAGEREF _Ref63228021 \h 48 for more details about the CRC.

4.2 WISHBONE Sub-module
There are three types of instruction in the WISHBONE sub-module (see  REF _Ref66710201 \h  \* MERGEFORMAT 
Table 7: WISHBONE sub-module: Supported Instructions  REF _Ref66710201 \p \h below for more details):
READx/WRITEx instructions
GO instruction
STATUS instruction

The following table describes all supported instructions and their codes:

InstructionCodeMeaningSTATUS000Reads the status of the previous command(s)WRITE8001Requests write of the 8-bit dataWRITE16010Requests write of the 16-bit dataWRITE32011Requests write of the 32-bit dataGO100Performs the requested instructionREAD8101Requests read of the 8-bit dataREAD16110Requests read of the 16-bit dataREAD32111Requests read of the 32-bit data
Table  SEQ Table \* ARABIC 7: WISHBONE sub-module: Supported Instructions
        
All WISHBONE operations (except STATUS) consist of two consequent instructions. First instruction is the READx/WRITEx instruction. It sets the address, type of instruction (read or write) and length of data that is read or written. Second instruction is the GO instruction that actually does what the first instruction requests. Following section describes how read, write or status operations are performed. 

Note: Before some data can be read from or written to the WISHBONE, the following needs to be done:
instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information)
WISHBONE sub-module needs to be selected (refer to section  REF _Ref63237097 \h 4.1 Chain Selection on page  PAGEREF _Ref63237097 \h 14 for more details)


4.2.1 WISHBONE Read operation
To perform the WISHBONE read operation, the debug must be enabled (instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information)) and the WISHBONE sub-module selected (see description on page  PAGEREF _Ref63237097 \h 14 for more details).

Read operation is performed in two steps:
Issuing the READx instruction (see section  REF _Ref67050293 \h 4.2.3 READx/WRITEx instruction on page  PAGEREF _Ref67050304 \h 19 for more details)
Issuing the GO instruction (see section  REF _Ref66768261 \h 4.2.4.1 GO with READx requested on page  PAGEREF _Ref66768261 \h 21 for more details)

First instruction sets the address, type of operation and data length that needs to be read.
Second instruction performs the read operation on the WISHBONE bus. 
Both instructions (READx and GO) return status. This status should be checked on-the-fly to verify that the instruction was completed successfully. However it is also possible to check the status after the operation by issuing the STATUS instruction. Go to the section  REF _Ref66775180 \h 4.2.5 STATUS instruction on page  PAGEREF _Ref66775194 \h 25 for more information about the STATUS. 
Whenever an error occurs, both steps (READx and GO) need to be repeated. 
4.2.2 WISHBONE Write operation
To perform the WISHBONE write operation, the debug must be enabled (instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information)) and the WISHBONE sub-module selected (see description on page  PAGEREF _Ref63237097 \h 14 for more details).

Write operation is performed in two steps:
Issuing the WRITEx instruction (see section  REF _Ref67050369 \h 4.2.3 READx/WRITEx instruction on page  PAGEREF _Ref67050381 \h 19 for more details)
Issuing the GO instruction (see section  REF _Ref66768668 \h 4.2.4.2 GO with WRITEx requested on page  PAGEREF _Ref66768668 \h 23 for more details)

First instruction sets the address, type of operation and data length that needs to be written.
Second instruction performs the write operation on the WISHBONE bus. 
Both instructions (WRITEx and GO) return status. This status should be checked on-the-fly to verify that the instruction was completed successfully. However it is also possible to check the status after the operation by issuing the STATUS instruction. Go to the section  REF _Ref66775180 \h 4.2.5 STATUS instruction on page  PAGEREF _Ref66775194 \h 25 for more information about the STATUS. 
Whenever an error occurs, both steps (WRITEx and GO) need to be repeated. 


4.2.3 READx/WRITEx instruction 
Read/write instruction sets the address, the type of operation and the length of the data that will be read or written. It is performed by shifting the following data through the data scan chain:
1-bit with value 0
3-bit instruction (READ8, READ16, READ32, WRITE8, WRITE16 or WRITE32, depending on the cycle type (read or write) and the data width (8-bit, 16-bit or 32-bit))
32-bit address
16-bit length (describes data length in bytes)
32-bit CRC (MSB shifted first) that is protecting the incoming data (first 52 bits).
36 bits with value 0 (this value is ignored in the debug interface)

While the read/write instruction is shifted-in, the following data is shifted out:
84 bits with value 0 (this value should be ignored)
4-bit status
1 if incoming CRC is OK, else 0
3 bit-s of 0
32-bit CRC (MSB shifted first) that is protecting the outgoing data (four bits). Only status bits are protected with this CRC (first 84 bits are ignored). 
















Figure  SEQ Figure \* ARABIC 2: READx/WRITEx instruction










4.2.4 GO instruction 
GO instruction actually performs the instruction that was requested with the previous READx/WRITEx instruction. The structure of the GO instruction differs depending on the previous requested instruction. There are two possibilities:
READx instruction was previously requested
WRITEx instruction was previously requested

4.2.4.1 GO with READx requested

GO instruction with READx previously requested performs the read operation on the WISHBONE bus. Address, cycle type and data length are specified with the READx instruction. The GO instruction is performed by shifting the following data through the data scan chain:
1-bit with value 0
3-bit instruction GO
32-bit CRC (MSB shifted first) that is protecting the incoming data (first 4 bits).
(data length x 8) bits with value 0 (this value is ignored in the debug interface). Number x is number of bits that are read out.

While the GO instruction is shifted-in, the following data is shifted out:
36 bits with value 0 (this value should be ignored)
(data length x 8) bits of data
4-bit status
1 if incoming CRC is OK, else 0
1 if WISHBONE cycle didnt finish (still in progress), else 0. This is important only for the first data byte
1 if under run occurred (data couldnt be read fast enough), else 0
1 if WISHBONE error occurred
32-bit CRC (MSB shifted first) that is protecting the outgoing data (data length x 8 + 4 bits). Only outgoing data bits are protected with this CRC (first 36 bits are ignored). 
















Figure  SEQ Figure \* ARABIC 3: GO with READx requested







4.2.4.2 GO with WRITEx requested

GO instruction with WRITEx previously requested performs the write operation on the WISHBONE bus. Address, cycle type and data length are specified with the WRITEx instruction. The GO instruction is performed by shifting the following data through the data scan chain:
1-bit with value 0
3-bit instruction GO
(data length x 8) bits of data
32-bit CRC (MSB shifted first) that is protecting the incoming data (first data length x 8 + 4 bits).
36 bits with value 0 (these bits are ignored in the debug interface)

While the GO instruction is shifted-in, the following data is shifted out:
(length x 8 + 36) bits with value 0 (this value should be ignored)
4-bit status
1 if incoming CRC is OK, else 0
1 if WISHBONE cycle didnt finish (still in progress), else 0. This is important only for the first data byte
1 if overrun occurred (data couldnt be write fast enough), else 0
1 if WISHBONE error occurred
32-bit CRC (MSB shifted first) that is protecting the outgoing data (4 status bits). Only outgoing data bits are protected with this CRC (first length x 8 + 36 bits are ignored). 






















Figure  SEQ Figure \* ARABIC 4: GO with WRITEx requested


4.2.5 STATUS instruction 
STATUS instruction is used for reading the value of the status register. Status register consists of four bits. The MSB bit is always shifted out first. The meaning of the bits is described in the following table.
 
Status bit #Meaning30 = Incoming CRC error
1 = Incoming CRC OK20 = WISHBONE cycle finished
1 = WISHBONE cycle not finished10 = no overrun/underrun
1 = overrun/underrun occurred00 = No WISHBONE error
1= WISHBONE error occurred
Table  SEQ Table \* ARABIC 8: Status bit description

Bit 0 is set when at least one WISHBONE error occurred since the last STATUS instruction was performed. Once set, it can be cleared only with the STATUS instruction.

Bit 1 is set when at least one underrun (for read operation) or overrun (for write) happened since the last STATUS instruction was performed. Underrun is when data is not available for reading on time. Overrun is when data is not written to the device on time (new data arrives before the previous data is written). Once set, it can be cleared only with the STATUS instruction.

Bit 2 is set while the WISHBONE cycle is in progress (not finished, yet). Go to section  REF _Ref66969966 \h 4.2.7 Accessing slow devices on page  PAGEREF _Ref66969966 \h 29 to read how to access data from slow devices. This bit changes when the access is finished (is not latched).

Bit 3 is cleared to zero when the CRC error occurs while shifting the data into the debug interface. This bit is valid only for the last instruction. STATUS instruction does not change the value of this bit.


The STATUS instruction is performed by shifting the following data through the data scan chain:
1-bit with value 0
3-bit instruction STATUS
32-bit CRC (MSB shifted first) that is protecting the incoming data (first 4 bits).
36 bits with value 0 (these bits are ignored in the debug interface)

While the STATUS instruction is shifted-in, the following data is shifted out:
36 bits with value 0 (this value should be ignored)
4-bit status (see  REF _Ref66767365 \h Table 8  REF _Ref66767373 \p \h above for more details)
32-bit CRC (MSB shifted first) that is protecting the outgoing data (4 status bits). Only outgoing data bits are protected with this CRC (first 36 bits are ignored). 

















Figure  SEQ Figure \* ARABIC 5: STATUS Instruction



4.2.6 Data and select signals
Data in the WISHBONE sub-module is organized in the big endian byte ordering. Following section describes the data and select signals depending on the address and  type of operation (32-bit, 16-bit and 8-bit).

32-bit access (wb_adr_o[1:0] = 00b):
       wb_sel_o[3:0] = 1111b
  wb_dat_x[31:0] are used

16-bit access (wb_adr_o[1:0] = 00b):
  wb_sel_o[3:0] = 1100b
  wb_dat_x[31:16] are used

16-bit access (wb_adr_o[1:0] = 10b):
 wb_sel_o[3:0] = 0011b
  wb_dat_x[15:0] are used

8-bit access (wb_adr_o[1:0] = 00b):
  wb_sel_o[3:0] = 1000b
  wb_dat_x[31:24] are used

8-bit access (wb_adr_o[1:0] = 01b):
  wb_sel_o[3:0] = 0100b
  wb_dat_x[23:16] are used

8-bit access (wb_adr_o[1:0] = 10b):
  wb_sel_o[3:0] = 0010b
  wb_dat_x[15:8] are used

8-bit access (wb_adr_o[1:0] = 11b):
   wb_sel_o[3:0] = 0001b
  wb_dat_x[7:0] are used


4.2.7 Accessing slow devices

Usually the WISHBONE clock (wb_clk_i) is much slower than the JTAG clock (tck_i). In that case read or write accesses are finished on time. However it is possible to do a read or write access to a WISHBONE device that is not fast enough to complete the desired operation on time. 
On time means:
Read operation needs to be finished before the data is shifted out through the JTAG
Write operation must be finished before the next write is started. 

4.2.7.1 Reading from slow device

Following needs to be done to read the data from a slow device:
Perform the READx instruction normally
Perform only first part of the GO instruction. After the first 36 bits are shifted out, force TAP state machine to go to the PAUSE_DR state. This means that the tms_i signal needs to be driven high after the 35th bit.
Once in the PAUSE_DR state, tdo_o signal reflects the state of the WISHBONE bus. While bus is busy (read cycle not finished), tdo_o is set to 1. Once the read cycle is finished, tdo_o goes to zero. Loop in the PAUSE_DR state until tdo_o goes to zero. Then go to the SHIFT_DR state and continue like nothing happened. When reading more data, go to the PAUSE_DR state after each word/half/byte is shifted out (depending on the type of access (8, 16 or 32 bit)).

CRC is not calculated when not in the SHIFT_DR state.

Note: TAP state machine is described in the documentation that is part of the project JTAG Test Access Port (TAP) that is available on the opencores website.
4.2.7.2 Writing to slow device

Following needs to be done to write the data to a slow device:
Perform the WRITEx instruction normally.
Perform only part of the GO instruction. After the first 4 bits are shifted in, shift in the first data word/half/byte. Then force the TAP state machine to go to the PAUSE_DR state. This means that the tms_i signal needs to be driven high after the 35th bit for 32-bit access, 19th bit for 16-bit access or 11th bit for 8-bit access.
Once in the PAUSE_DR state, tdo_o signal reflects the state of the WISHBONE bus. While bus is busy (write cycle not finished), tdo_o is set to 1. Once the write cycle is finished, tdo_o goes to zero. Loop in the PAUSE_DR state until tdo_o goes to zero. Then go to the SHIFT_DR state and continue like nothing happened. When writing more data, go to the PAUSE_DR state after each data word/half/byte is shifted in.
Check the busy status also after the last data word/half/byte. Then shift out the status and the CRC

CRC is not calculated when not in the SHIFT_DR state.

Note: TAP state machine is described in the documentation that is part of the project JTAG Test Access Port (TAP) that is available on the opencores website.

4.2.8 Error and retry on the WISHBONE

When a WISHBONE cycle is terminated with an error (signal wb_err_i is set to 1), the status bit [0] is set to 1. This bit remains set until the status is read with the STATUS instruction. This is useful to detect errors that occurred during several consecutive cycles (reading/writing data from/to consecutive addresses).

When the addresses WISHBONE device replies to late to the request, status bit [1] (overrun/underrun) is set. This bit remains set until the status is read with the STATUS instruction. This is useful to detect errors that occurred during several consecutive cycles.

WISHBONE retry function is not supported. 
4.3 CPU Sub-module

CPU sub-module is an interface to the CPU debug facilities (that are part of the CPU). It consists of the internal registers and the CPU interface. 
The CPU sub-module can access both, internal CPU registers and the CPU interface (CPUs on the other side of the debug interface).

Internal registers are used for:
selecting one of the connected CPUs
resetting the CPU(s)
stalling the selected CPU
stalling all unselected CPUs

Before the CPU sub-module can be accessed, several steps need to be taken:
debug must be enabled (instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information))
CPU sub-module must be selected (see description of the  REF _Ref63237097 \h 4.1 Chain Selection section on page  PAGEREF _Ref63237097 \h 14 for more details).

The following table describes all supported instructions and their codes.

InstructionCodeMeaningCPU_WRITE8001Requests write of the 8-bit data to the CPU.CPU_WRITE32010Requests write of the 32-bit data to the CPU.CPU_WRITE_REG011Requests write of the 8-bit data to the internal CPU register.CPU_GO100Performs the requested instruction.CPU_READ8101Requests read of the 8-bit data from the CPU.CPU_READ32110Requests read of the 32-bit data from the CPU.CPU_READ_REG111Requests read of the 8-bit data from the internal CPU register.
Table  SEQ Table \* ARABIC 9: CPU sub-module: Supported Instructions


4.3.1 CPU Register Read operation
To read the data from the CPU register (internal register that is part of the CPU sub-module), the debug must be enabled (instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information)) and the CPU sub-module selected (see description of the  REF _Ref63237097 \h 4.1 Chain Selection section on page  PAGEREF _Ref63237097 \h 14 for more details).

Read operation is performed in two steps:
Issuing the CPU_READ_REG instruction (see section  REF _Ref67048924 \h 4.3.5 CPU_READx/CPU_WRITEx operation on page  PAGEREF _Ref67048924 \h 38 for more details)
Issuing the CPU_GO instruction (see section  REF _Ref67049187 \h 4.3.6.1 GO with CPU_READx requested on page  PAGEREF _Ref67049187 \h 40 for more details)

First instruction sets the address of the register. Second instruction performs the read operation to the addressed internal CPU register. 
Both instructions (CPU_READ_REG and CPU_GO) return status. This status should be checked on-the-fly to verify that the instruction was completed successfully. 
Whenever an error occurs, both steps (CPU_READ_REG and CPU_GO) need to be repeated. 
4.3.2 CPU Register Write operation
To write the data from the CPU register (internal register that is part of the CPU sub-module), the debug must be enabled (instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information)) and the CPU sub-module selected (see description of the  REF _Ref63237097 \h 4.1 Chain Selection section on page  PAGEREF _Ref63237097 \h 14 for more details).

Write operation is performed in two steps:
Issuing the CPU_WRITE_REG instruction (see section  REF _Ref67048924 \h 4.3.5 CPU_READx/CPU_WRITEx operation on page  PAGEREF _Ref67048924 \h 38 for more details)
Issuing the CPU_GO instruction (see section  REF _Ref67048987 \h 4.3.6.2 GO with CPU_WRITEx requested on page  PAGEREF _Ref67048987 \h 42 for more details)

First instruction sets the address of the register. Second instruction performs the write operation to the addressed internal CPU register. 
Both instructions (CPU_WRITE_REG and CPU_GO) return status. This status should be checked on-the-fly to verify that the instruction was completed successfully. 
Whenever an error occurs, both steps (CPU_WRITE_REG and CPU_GO) need to be repeated. 
4.3.3 CPU Read operation
To read the data from the CPU, following needs to be done:
the debug must be enabled (instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information))
CPU sub-module must selected (see description of the  REF _Ref63237097 \h 4.1 Chain Selection section on page  PAGEREF _Ref63237097 \h 14 for more details)
CPU must be selected. Selection is made through the write operation to the internal CPU register (See section  REF _Ref67049087 \h 4.3.7 Selecting different CPUs on page  PAGEREF _Ref67049104 \h 44 for more details).

Read operation is performed in two steps:
Issuing the CPU_READ8 instruction when 8-bit read is needed or CPU_READ32 instruction when 32-bit read is needed (see section  REF _Ref67048924 \h 4.3.5 CPU_READx/CPU_WRITEx operation on page  PAGEREF _Ref67048924 \h 38 for more details). 
Issuing the CPU_GO instruction (see section  REF _Ref67049187 \h 4.3.6.1 GO with CPU_READx requested on page  PAGEREF _Ref67049187 \h 40 for more details)

First instruction sets the address of the CPU where the data will be read from. Second instruction performs the read operation to the addressed CPU space. 
Both instructions (CPU_READ8/32 and CPU_GO) return status. This status should be checked on-the-fly to verify that the instruction was completed successfully. 
Whenever an error occurs, both steps (CPU_READ8/32 and CPU_GO) need to be repeated. 

4.3.4 CPU Write operation
To write the data to the CPU, following needs to be done:
the debug must be enabled (instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information))
CPU sub-module must selected (see description of the  REF _Ref63237097 \h 4.1 Chain Selection section on page  PAGEREF _Ref63237097 \h 14 for more details)
CPU must be selected. Selection is made through the write operation to the internal CPU register (See section  REF _Ref67048750 \h 4.3.7 Selecting different CPUs on page  PAGEREF _Ref67048756 \h 44).

Write operation is performed in two steps:
Issuing the CPU_WRITE8 instruction when 8-bit write is needed or CPU_WRITE32 instruction when 32-bit read is needed (see section  REF _Ref67048924 \h 4.3.5 CPU_READx/CPU_WRITEx operation on page   PAGEREF _Ref67048924 \h 38 for more details). 
Issuing the CPU_GO instruction (see section  REF _Ref67048987 \h 4.3.6.2 GO with CPU_WRITEx requested on page  PAGEREF _Ref67048987 \h 42 for more details)

First instruction sets the address of the CPU where the data will be written to. Second instruction performs the write operation to the addressed CPU space. 
Both instructions (CPU_WRITE8/32 and CPU_GO) return status. This status should be checked on-the-fly to verify that the instruction was completed successfully. 
Whenever an error occurs, both steps (CPU_WRITE8/32 and CPU_GO) need to be repeated. 

4.3.5 CPU_READx/CPU_WRITEx operation
CPU_READ8, CPU_READ32, CPU_WRITE8 and CPU_WRITE32 instructions set the address of the CPU where the data that will be read from or written to. 

CPU_READ_REG and CPU_WRITE_REG instructions set the address of the internal CPU register (that is part of the CPU sub-module) where the data that will be read from or written to. 

All mentioned instructions are performed by shifting the following data through the data scan chain:

1-bit with value 0
3-bit instruction (CPU_READ8, CPU_READ32, CPU_READ_REG, CPU_WRITE8, CPU_WRITE32 or CPU_WRITE_REG) depending on the cycle type (32-bit or 8-bit access to the CPU or 8-bit access to the CPU register))
32-bit address
32-bit CRC (MSB shifted first) that is protecting the incoming data (first 36 bits).
36 bits with value 0 (this value is ignored in the debug interface)

While the CPU_READx/CPU_WRITEx instruction is shifted-in, the following data is shifted out:
68 bits with value 0 (this value should be ignored)
4-bit status
1 if incoming CRC is OK, else 0
3 bit-s 010b
32-bit CRC (MSB shifted first) that is protecting the outgoing data (four bits). Only status bits are protected with this CRC (first 68 bits are ignored). 



















Figure  SEQ Figure \* ARABIC 6: CPU_READx/CPU_WRITEx instruction



4.3.6 GO instruction 
GO instruction actually performs the instruction that was requested with the previous CPU_READx/CPU_WRITEx instruction. The structure of the GO instruction differs depending on the previous requested instruction. There are two possibilities:
CPU_READx instruction was previously requested
CPU_WRITEx instruction was previously requested

4.3.6.1 GO with CPU_READx requested

GO instruction with CPU_READx previously requested performs the read operation to the:
internal CPU register (that is part of the CPU sub-module) 
or
CPU that is connected to the CPU sub-module (CPU must be previously selected. See section  REF _Ref67048750 \h 4.3.7 Selecting different CPUs on page  PAGEREF _Ref67048756 \h 44)

Address of the internal CPU register or the location in the CPU is specified with the previous CPU_READx instruction. The GO instruction is performed by shifting the following data through the data scan chain:
1-bit with value 0
3-bit instruction GO
32-bit CRC (MSB shifted first) that is protecting the incoming data (first 4 bits).
x bits with value 0 (this value is ignored in the debug interface). Number x is number of bits that are read out. 
36 + 32 for CPU_READ32
36 + 8 for CPU_READ8 or CPU_READ_REG

While the GO instruction is shifted-in, the following data is shifted out:
36 bits with value 0 (this value should be ignored)
x bits of data
x is 32 for CPU_READ32
x is 8 for CPU_READ8 or CPU_READ_REG
4-bit status
1 if incoming CRC is OK, else 0
3 bit-s 010b
32-bit CRC (MSB shifted first) that is protecting the outgoing data (32(8) + 4 bits). Only outgoing data bits are protected with this CRC (first 36 bits are ignored). 
















Figure  SEQ Figure \* ARABIC 7: GO with CPU_READx requested




4.3.6.2 GO with CPU_WRITEx requested

GO instruction with CPU_WRITEx previously requested performs the write operation to the:
internal CPU register (that is part of the CPU sub-module) 
or
CPU that is connected to the CPU sub-module (CPU must be previously selected. See section  REF _Ref67048750 \h 4.3.7 Selecting different CPUs on page  PAGEREF _Ref67048756 \h 44)

Address of the internal CPU register or the location in the CPU is specified with the previous CPU_WRITEx instruction. The GO instruction is performed by shifting the following data through the data scan chain:
1-bit with value 0
3-bit instruction GO
x bits of data
x is 32 for CPU_READ32
x is 8 for CPU_READ8 or CPU_READ_REG
32-bit CRC (MSB shifted first) that is protecting the incoming data (first 32(8) + 4 bits).
36 bits with value 0 (these bits are ignored in the debug interface)

While the GO instruction is shifted-in, the following data is shifted out:
36 + 32(8) bits with value 0 (this value should be ignored)
4-bit status
1 if incoming CRC is OK, else 0
3 bit-s 010b
32-bit CRC (MSB shifted first) that is protecting the outgoing data (4 status bits). Only outgoing data bits are protected with this CRC (first 36 + 32(8) bits are ignored). 
















Figure  SEQ Figure \* ARABIC 8: GO with CPU_WRITEx requested



4.3.7 Selecting different CPUs
cpu_sel_o and cpu_stall_all_o signals have been added to the Debug Interface to support more than one CPU. It is meant, that this signals are used to enable multiplexing of all the signals going from/to CPU and Debug Interface (cpu_bp_i, cpu_data_i, cpu_data_o, cpu_addr_o, cpu_stall_o, cpu_ack_i). The multiplexing of signals is not part of the Debug Interface and is the responsibility of the system integrator. 
cpu_sel_o signals are controlled from CPU_SEL register and cpu_stall_all_o signal is controlled from CPU_OP register.

For more information about changing the value of the internal CPU register go to the section  REF _Ref67047744 \h 4.3.2 CPU Register Write operation on page  PAGEREF _Ref67047744 \h 35. 
Reading the value of the internal CPU register is described in section  REF _Ref67047818 \h 4.3.1 CPU Register Read operation on page  PAGEREF _Ref67047818 \h 34.

Normally, if just one CPU is connected to the Debug Interface these signals are not necessary and can be ignored.

4.3.8 Stalling CPU(s)
The selected CPU can be stalled in two ways: 
By deliberately setting bit CPUSTALL in the CPU_OP register to 1 (see section  REF _Ref63271995 \h 3.2 CPU Operation Register on page  PAGEREF _Ref63271998 \h 12 for more details). Clearing this bit again restarts the CPU. 
An input breakpoint signal (cpu_bp_i) automatically stops the CPU and sets bit 0 of the CPU_OP register to 1. Clearing this bit again restarts the CPU.

When CPUSTALLALL bit is set in the CPU_OP register, all unselected CPUs are stalled.

For more information about changing the value of the internal CPU register go to the section  REF _Ref67047744 \h 4.3.2 CPU Register Write operation on page  PAGEREF _Ref67047744 \h 35. 
Reading the value of the internal CPU register is described in section  REF _Ref67047818 \h 4.3.1 CPU Register Read operation on page  PAGEREF _Ref67047818 \h 34.

For more information about the breakpoint generation refer to the CPU manual (i.e. OpenRISC 1000 System Architecture Manual).

4.3.9 Resetting CPUs
The Debug Interface puts the CPU to reset by setting the RESET bit in the CPU_OP register to 1. Clearing this bit to 0 deactivates the reset signal.

For more information about changing the value of the internal CPU register go to the section  REF _Ref67047744 \h 4.3.2 CPU Register Write operation on page  PAGEREF _Ref67047744 \h 35. 
Reading the value of the internal CPU register is described in section  REF _Ref67047818 \h 4.3.1 CPU Register Read operation on page  PAGEREF _Ref67047818 \h 34.


Architecture
The SoC Debug Interface architecture is based on IEEE Std. 1149.1 Standard Test Access Port and Boundary Scan Architecture. Other signals are added to provide additional flexibility. 
The interface consists of several parts (blocks):
Logic that selects one of the connected scan chains (from sub-modules). Currently two sub-modules are available, CPU and WISHBONE. 
CRC sub-module that checks incoming data.
CRC sub-module that calculates the CRC for the outgoing data. 
WISHBONE sub-module
CPU sub-module

As seen on the following figure, debug interface is just one part of the complete debugging system. For more information about the TAP controller, go to the opencores web site and look for the project JTAG Test Access Port (TAP). There is a complete IP core with test bench and documentation available.
If there are more than 1 CPU in the system, then additional external logic is needed (marked as MUX logic in the  REF _Ref63219195 \h Figure 9: Complete system on page  PAGEREF _Ref63219195 \h 47). The function of this logic is:
Multiplexes data that comes from CPUs to data that goes to the debug interface.
Defines stall signals that are connected to the CPUs from cpu_stall_o, cpu_stall_all_o and cpu_sel_o signals.








 

















Figure  SEQ Figure \* ARABIC 9: Complete system
5.1 Debug Interface
Debug Interface is an interface between the TAP controller and the sub-modules that are target specific (CPU, WISHBONE...). It receives data from the TAP whenever the DEBUG instruction is active (see IEEE 1149.1 Test Access Port documentation). 
Data can hold two kinds of instructions: 
Chain select instruction
Sub-module instruction

First bit of the instruction is used to distinguish between the chain select instruction (first bit is 1) and the sub-module instruction (first bit is 0). 
Chain select instruction is used for selecting/enabling the sub-module. 
Sub-module instructions are sub-module specific. Each sub-module can use different instructions. Because of this, it is very easy to add additional sub-modules.
All the data (in both directions) is protected with the 32-bit CRC (see section  REF _Ref63228021 \h 5.2 CRC sub-module on page  PAGEREF _Ref63228021 \h 48 for more information). Both CRC engines (one for incoming data and one for outgoing data) are located in the debug interface. None of the sub-modules have their own CRC engine. 
5.2 CRC sub-module
There are two CRC sub-modules in the debug interface. One is checking the incoming data, while the other is calculating the CRC from the outgoing data.
The following polynomial is used for 32-bit CRC calculation:
1 + x1 + x2 + x4 + x5 + x7 + x8 + x10 + x11 + x12 + x16 + x22 + x23 + x26 + x32

1-bit data input is used for CRC calculation. CRC is initialized to the value 0xffffffff before the actual CRC calculation starts. The CRC is received/send with the MSB shifted first.

Incoming CRC is calculated from the incoming data. 
Outgoing CRC is calculated from the outgoing data. CRC calculation does not include zero bits that are shifted out while incoming data and incoming CRC are shifting in (See  REF _Ref66693848 \h Figure 1 on page  PAGEREF _Ref513134321 \h 15 for example).
5.3 WISHBONE sub-module
Is capable of doing the 8-bit, 16-bit and 32-bit WISHBONE accesses. All accesses are single accesses since the data flow through the TAP (JTAG) is slow and there is no need for bursts. Wishbone clock frequency must be higher than the TCK frequency. See section  REF _Ref63232554 \h 4.2 WISHBONE Sub-module on page  PAGEREF _Ref63232532 \h 16 for more information about the WISHBONE sub-module.




Open Cores    SoC Debug Interface      DATE  \* MERGEFORMAT 3/14/2004


PAGE  



 HYPERLINK "http://www.opencores.org/" http://www.opencores.org/   Rev 2.1 Page  PAGE 19 of  NUMPAGES 49


TDI

32(8) data bits

0

32-bit
 CRC

Outgoing data

Outgoing CRC

Incoming data

Incoming CRC

Data shifted out from the debug interface

36 zero bits

4-bit Status 

32-bit CRC

Data shifted into the debug interface

32(8) + 36 zero bits

3-bit
GO Instr.

Boundary Scan Chain



TRSTn


TMS


TCK

TDO


TDI

TDI

TDO

3-bit
GO Instr.

TDO

TDI

0

TDI

32-bit CRC

Outgoing data

Outgoing CRC



Debug Interface


Incoming data

Incoming CRC

MBIST Scan Chain

0

Data shifted out from the debug interface

68 zero bits

4-bit Status 

32-bit CRC

Data shifted into the debug interface

36 zero bits

32-bit address

36 zero bits

3-bit
Instr.

TDI

TDO

Debug Scan Chain

TDO

TDO

TDI

36 zero bits

CPU
+
CPU Development Interface

CPU
+
CPU Development Interface

0

32-bit  CRC

Outgoing data

CPU n

Outgoing CRC

Incoming data

Incoming CRC

Data shifted out from the debug interface

CPU 1

4-bit Status 

CPU sub-module


32-bit CRC

MUX

ID

FSM

TAP Controller



MUX

Data shifted into the debug interface

36 zero bits

3-bit
STATUS
Instruct.

TDI

TDO

TDO

data_len x 8 data bits

Data shifted out from the debug interface

TDI

data_len x 8 + 36 zero bits

Outgoing data

Data shifted into the debug interface

32-bit
 CRC

36 zero bits

TDI

MUX logic

TDO

32-bit CRC

4-bit Status 

Outgoing CRC

TDO

TDI

3-bit
GO Instr.

0

Incoming data

0

Incoming CRC

32-bit
 CRC

Outgoing data

Outgoing CRC

Incoming data

Incoming CRC

Data shifted out from the debug interface

36 zero bits

4-bit Status 

32-bit CRC

Data shifted into the debug interface

data_len x 8 + 36 zero bits

data_len x 8 data bits

3-bit
GO Instr.

TDI

TDO

TDO

16-bit 
length

32-bit
 CRC

Outgoing data

Outgoing CRC

TDO

Incoming data

Incoming CRC

Data shifted out from the debug interface

84 zero bits

4-bit Status 

32-bit CRC

TDI



Data shifted into the debug interface

36 zero bits

TDO

1

3-bit Chain ID

32-bit CRC

TDI

32-bit address

3-bit
Instr.

TDI

Outgoing data

Incoming data

Outgoing CRC

Incoming CRC

TDO

TDO

Data shifted out from the debug interface

Data shifted into the debug interface

TDO

TDI

36 zero bits

36 zero bits

4-bit Status 

32-bit CRC

 EMBED Word.Picture.8  

TDI

WISHB. sub-module


Optional sub-modules


FSM

MUX

Reg.

CRC

Logic

MUX

FSM

Logic

Data shifted into the debug interface

32-bit CRC

4-bit Status 

Data shifted out from the debug interface

Incoming CRC

Incoming data

Outgoing CRC

Outgoing data

32-bit
 CRC

0

32(8) + 36 zero bits

32(8) data bits





 GIQRWXZ_`ax
-510VBw neKQ$5"F<^F	%L_LB
Lp1^5r841L*52;Z=:AZ>?i;;;EE::Y::







SoC Debug Interface 


Author: Igor Mohor
IgorM@opencores.org


Rev. 2.1
March 14, 2004























Copyright (C) 2001 - 2004 OPENCORES.ORG and Authors.

This document is free; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.

This document is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.
Revision History
Rev.DateAuthorDescription0.102/02/01Igor MohorFirst Draft0.205/04/01IMTrace port added0.316/04/01IMWP and BP number changed, trace modified0.401/05/01IMTitle changed, DEBUG instruction added, scan chains changed, IO ports changed 0.505/05/01IMTSEL and QSEL register changed0.606/05/01IMPorts connected to the OpenRISC changed0.714/05/01IMMODER register changed, trace scan chain changed; SSEL register added0.818/05/01IMRESET bit and signal added; STALLR changed to RISCOP0.923/05/01IMRISC changed to OpenRISC; WISHBONE interface added, SPR and memory access added0.1001/06/01IMMeaning of Instruction status and Load/store status changed in all registers; more details added to Appendix A 0.1110/09/01IMRegister and OpenRISC scan chain operation changed1.019/09/01IMSome registers deleted1.115/10/01IMWISHBONE interface added; RISC Stall signal is set by breakpoint and reset by writing 0 to RISCOP register1.203/12/01IMChain length changed so additional CRC checking can be performed  1.321/01/02Jeanne WiegelmannDocument revised.  1.407/05/02IMRegister MONCNTL added. 1.510/10/02IMWISHBONE Scan Chain changed to show state of the access. 1.606/11/02IMTRST_PAD_I changed from active low signal to active low signal.1.723/09/03Simon SrotMultiple CPU support added, WB 16-bit and 8-bit access possible through WBCNTL register use.2.001/02/04IMNew version of debug interface. Document name changed, Document split into two documents, one for TAP and one for debug.2.114/03/04IMMissing things added to the documents.
Contents
 TOC \o "1-4" \h \z  HYPERLINK \l "_Toc67050066" 1   PAGEREF _Toc67050066 \h 7
 HYPERLINK \l "_Toc67050067" Introduction     PAGEREF _Toc67050067 \h 7
 HYPERLINK \l "_Toc67050068" 2        PAGEREF _Toc67050068 \h 8
 HYPERLINK \l "_Toc67050069" IO Ports         PAGEREF _Toc67050069 \h 8
 HYPERLINK \l "_Toc67050070" 2.1 TAP Ports    PAGEREF _Toc67050070 \h 8
 HYPERLINK \l "_Toc67050071" 2.2 CPU Ports    PAGEREF _Toc67050071 \h 9
 HYPERLINK \l "_Toc67050072" 2.3 WISHBONE Ports       PAGEREF _Toc67050072 \h 9
 HYPERLINK \l "_Toc67050073" 3        PAGEREF _Toc67050073 \h 11
 HYPERLINK \l "_Toc67050074" Registers       PAGEREF _Toc67050074 \h 11
 HYPERLINK \l "_Toc67050075" 3.1 CPU Registers List  PAGEREF _Toc67050075 \h 11
 HYPERLINK \l "_Toc67050076" 3.2 CPU Operation Register      PAGEREF _Toc67050076 \h 12
 HYPERLINK \l "_Toc67050077" 3.3 CPU Select Register         PAGEREF _Toc67050077 \h 13
 HYPERLINK \l "_Toc67050078" 4       PAGEREF _Toc67050078 \h 14
 HYPERLINK \l "_Toc67050079" Operation       PAGEREF _Toc67050079 \h 14
 HYPERLINK \l "_Toc67050080" 4.1 Chain Selection     PAGEREF _Toc67050080 \h 14
 HYPERLINK \l "_Toc67050081" 4.2 WISHBONE Sub-module         PAGEREF _Toc67050081 \h 16
 HYPERLINK \l "_Toc67050082" 4.2.1 WISHBONE Read operation   PAGEREF _Toc67050082 \h 17
 HYPERLINK \l "_Toc67050083" 4.2.2 WISHBONE Write operation  PAGEREF _Toc67050083 \h 18
 HYPERLINK \l "_Toc67050084" 4.2.3 READx/WRITEx instruction  PAGEREF _Toc67050084 \h 19
 HYPERLINK \l "_Toc67050085" 4.2.4 GO instruction    PAGEREF _Toc67050085 \h 21
 HYPERLINK \l "_Toc67050086" 4.2.4.1 GO with READx requested         PAGEREF _Toc67050086 \h 21
 HYPERLINK \l "_Toc67050087" 4.2.4.2 GO with WRITEx requested        PAGEREF _Toc67050087 \h 23
 HYPERLINK \l "_Toc67050088" 4.2.5 STATUS instruction        PAGEREF _Toc67050088 \h 25
 HYPERLINK \l "_Toc67050089" 4.2.6 Data and select signals   PAGEREF _Toc67050089 \h 28
 HYPERLINK \l "_Toc67050090" 4.2.7 Accessing slow devices    PAGEREF _Toc67050090 \h 29
 HYPERLINK \l "_Toc67050091" 4.2.7.1 Reading from slow device        PAGEREF _Toc67050091 \h 29
 HYPERLINK \l "_Toc67050092" 4.2.7.2 Writing to slow device  PAGEREF _Toc67050092 \h 30
 HYPERLINK \l "_Toc67050093" 4.2.8 Error and retry on the WISHBONE   PAGEREF _Toc67050093 \h 31
 HYPERLINK \l "_Toc67050094" 4.3 CPU Sub-module      PAGEREF _Toc67050094 \h 32
 HYPERLINK \l "_Toc67050095" 4.3.1 CPU Register Read operation       PAGEREF _Toc67050095 \h 34
 HYPERLINK \l "_Toc67050096" 4.3.2 CPU Register Write operation      PAGEREF _Toc67050096 \h 35
 HYPERLINK \l "_Toc67050097" 4.3.3 CPU Read operation        PAGEREF _Toc67050097 \h 36
 HYPERLINK \l "_Toc67050098" 4.3.4 CPU Write operation       PAGEREF _Toc67050098 \h 37
 HYPERLINK \l "_Toc67050099" 4.3.5 CPU_READx/CPU_WRITEx operation    PAGEREF _Toc67050099 \h 38
 HYPERLINK \l "_Toc67050100" 4.3.6 GO instruction    PAGEREF _Toc67050100 \h 40
 HYPERLINK \l "_Toc67050101" 4.3.6.1 GO with CPU_READx requested     PAGEREF _Toc67050101 \h 40
 HYPERLINK \l "_Toc67050102" 4.3.6.2 GO with CPU_WRITEx requested    PAGEREF _Toc67050102 \h 42
 HYPERLINK \l "_Toc67050103" 4.3.7 Selecting different CPUs  PAGEREF _Toc67050103 \h 44
 HYPERLINK \l "_Toc67050104" 4.3.8 Stalling CPU(s)   PAGEREF _Toc67050104 \h 44
 HYPERLINK \l "_Toc67050105" 4.3.9 Resetting CPUs    PAGEREF _Toc67050105 \h 45
 HYPERLINK \l "_Toc67050106" 5       PAGEREF _Toc67050106 \h 46
 HYPERLINK \l "_Toc67050107" Architecture    PAGEREF _Toc67050107 \h 46
 HYPERLINK \l "_Toc67050108" 5.1 Debug Interface     PAGEREF _Toc67050108 \h 48
 HYPERLINK \l "_Toc67050109" 5.2 CRC sub-module      PAGEREF _Toc67050109 \h 48
 HYPERLINK \l "_Toc67050110" 5.3 WISHBONE sub-module         PAGEREF _Toc67050110 \h 49


Introduction
The Development Interface is used for debugging purposes and is as such an interface between the processor(s), peripheral cores, and any commercial debugger/emulator or BS testing device. The external debugger or BS tester connects to the core via a fully IEEE 1149.1 compatible JTAG TAP port that is not part of this core. TAP is available at the opencores, too (look for project JTAG Test Access Port (TAP)).

IO Ports
2.1 TAP Ports 
Debug interface connects to the TAP controller with the following signals:
PortWidth  DirectionDescriptiontck_i1inputTest clock inputtdi_i1inputTest data inputtdo_o1outputTest data outputshift_dr_i1inputTAP controller state Shift DRpause_dr_i1inputTAP controller state Pause DRupdate_dr_i1inputTAP controller state Update DRdebug_select_i1inputInstruction DEBUG is activatedTable  SEQ Table \* ARABIC 1: TAP Ports

2.2 CPU Ports

Port  Width DirectionDescriptioncpu_clk_i1inputCPU clock signal.cpu_addr_o32outputCPU addresscpu_data_i32inputCPU data input (data from CPU)cpu_data_o32outputCPU data output (data to CPU)cpu_bp_i1inputCPU breakpointcpu_stall_o1outputCPU stall (selected CPU is stalled)cpu_stall_all_o1outputCPU stall all (all unselected CPUs are stalled)cpu_stb_o1outputCPU strobecpu_sel_o8outputCPU select signals (one hot), select the CPUcpu_we_o1outputCPU write enable signal indicates a write cycle when asserted high (read cycle when low).cpu_ack_i1inputCPU acknowledge (signals end of cycle)cpu_rst_o1outputCPU reset output (resets CPU)Table  SEQ Table \* ARABIC 2: CPU Ports

2.3 WISHBONE Ports

Port  Width  DirectionDescriptionwb_clk_i1inputWISHBONE clockwb_rst_i1inputWISHBONE resetwb_ack_i1inputWISHBONE acknowledge indicates a normal cycle terminationwb_adr_o32outputWISHBONE address outputwb_cyc_o1outputWISHBONE cycle encapsulates a valid transfer cycle.wb_dat_i32inputWISHBONE data input (data from WISHBONE)wb_dat_o32outputWISHBONE data output (data to WISHBONE)wb_err_i1inputWISHBONE error acknowledge indicates an abnormal cycle terminationwb_sel_o4outputWISHBONE select indicates which bytes are valid on the data bus. wb_stb_o1outputWISHBONE strobe indicates a valid transfer.wb_we_o1outputWISHBONE  write enable indicates a write cycle when asserted high (read cycle when low).wb_cab_o1outputWISHBONE consecutive address burst indicates a burst cycle.wb_cti_o3outputWISHBONE cycle type identifier indicates type of cycle (single, burst, end of burst)wb_bte_o2outputWISHBONE burst type extensionTable  SEQ Table \* ARABIC 3: WISHBONE Ports


Registers
This section specifies all registers in the Debug Interface. There are currently two sub-modules in the debug interface, WISHBONE and CPU. 
WISHBONE sub-module doesnt have internal registers. 
CPU sub-module does have internal registers and they are described in the following section.

3.1 CPU Registers List

Name Address Width AccessDescriptionCPU_OP0x08R/WCPU Operation RegisterCPU_SEL0x18R/WCPU Select Register
Table  SEQ Table \* ARABIC 4: CPU Register List

3.2 CPU Operation Register

Bit #AccessDescription7:3Reserved2R/WCPUSTALLALL  Stall all unselected CPUs
0 = normal operation
1 = Stall all unselected CPUs1R/WRESET  Reset CPU
0 = normal
1 = reset0R/WCPUSTALL  CPU Stall
0 = normal operation
1 = Stall CPU. CPU can also set this bit by inserting the cpu_bp_i signal.Table  SEQ Table \* ARABIC 5: CPU_OP Register
Reset Value:
   CPU_OP: 00h

3.3 CPU Select Register

Bit # AccessDescription7:0R/WCPUSEL  Select one CPU
00000001b = Selects CPU 0 (cpu_sel_o [0] is active)
00000010b = Selects CPU 1 (cpu_sel_o [1] is active)
00000100b = Selects CPU 2 (cpu_sel_o [2] is active)
00001000b = Selects CPU 3 (cpu_sel_o [3] is active)
00010000b = Selects CPU 4 (cpu_sel_o [4] is active)
00100000b = Selects CPU 5 (cpu_sel_o [5] is active)
01000000b = Selects CPU 6 (cpu_sel_o [6] is active)
10000000b = Selects CPU 7 (cpu_sel_o [7] is active)
00000000b = NO CPU selected (cpu_sel_o [7:0] not active)Table  SEQ Table \* ARABIC 6: CPU_SEL Register
Reset Value:
     CPU_SEL: 00h


Operation
This section describes the operation of the Debug Interface and its sub-modules. 

4.1 Chain Selection
The debug interface is just an interface between the sub-module that is target specific and the TAP controller. Currently two sub-modules are connected to the debug interface, WISHBONE sub-module and CPU sub-module. Up to 8 sub-modules can be connected to the debug interface.

First thing to do is to select the sub-module. This is done with the chain select instruction. Following needs to be done prior to the chain select operation:
instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information)

Then the chain select instruction needs to be shifted-in through the TAP data chain: 
1-bit with value 1 (This bit is treated as a chain select)
3-bit chain ID (LSB shifted first)
32-bit CRC (MSB shifted first) that is protecting the incoming data (first four bits).
36 bits with value 0 (these bits are ignored in the debug interface)


While the chain select instruction is shifted-in, the following data is shifted out:
36 bits with value 0 (this value should be ignored)
4-bit status
1 if incoming CRC is OK, else 0
1 if command was chain select, else 0
1 if non-existing chain was selected, else 0
always 1
32-bit CRC (MSB shifted first) that is protecting the outgoing data (four bits). Only status bits are protected with this CRC (first 36 bits are ignored). 

 SHAPE  \* MERGEFORMAT 
Figure  SEQ Figure \* ARABIC 1: Chain Selection


See section  REF _Ref63228021 \h 5.2 CRC sub-module on page  PAGEREF _Ref63228021 \h 48 for more details about the CRC.

4.2 WISHBONE Sub-module
There are three types of instruction in the WISHBONE sub-module (see  REF _Ref66710201 \h  \* MERGEFORMAT 
Table 7: WISHBONE sub-module: Supported Instructions  REF _Ref66710201 \p \h below for more details):
READx/WRITEx instructions
GO instruction
STATUS instruction

The following table describes all supported instructions and their codes:

InstructionCodeMeaningSTATUS000Reads the status of the previous command(s)WRITE8001Requests write of the 8-bit dataWRITE16010Requests write of the 16-bit dataWRITE32011Requests write of the 32-bit dataGO100Performs the requested instructionREAD8101Requests read of the 8-bit dataREAD16110Requests read of the 16-bit dataREAD32111Requests read of the 32-bit data
Table  SEQ Table \* ARABIC 7: WISHBONE sub-module: Supported Instructions
        
All WISHBONE operations (except STATUS) consist of two consequent instructions. First instruction is the READx/WRITEx instruction. It sets the address, type of instruction (read or write) and length of data that is read or written. Second instruction is the GO instruction that actually does what the first instruction requests. Following section describes how read, write or status operations are performed. 

Note: Before some data can be read from or written to the WISHBONE, the following needs to be done:
instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information)
WISHBONE sub-module needs to be selected (refer to section  REF _Ref63237097 \h 4.1 Chain Selection on page  PAGEREF _Ref63237097 \h 14 for more details)


4.2.1 WISHBONE Read operation
To perform the WISHBONE read operation, the debug must be enabled (instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information)) and the WISHBONE sub-module selected (see description on page  PAGEREF _Ref63237097 \h 14 for more details).

Read operation is performed in two steps:
Issuing the READx instruction (see section  REF _Ref67050293 \h 4.2.3 READx/WRITEx instruction on page  PAGEREF _Ref67050304 \h 19 for more details)
Issuing the GO instruction (see section  REF _Ref66768261 \h 4.2.4.1 GO with READx requested on page  PAGEREF _Ref66768261 \h 21 for more details)

First instruction sets the address, type of operation and data length that needs to be read.
Second instruction performs the read operation on the WISHBONE bus. 
Both instructions (READx and GO) return status. This status should be checked on-the-fly to verify that the instruction was completed successfully. However it is also possible to check the status after the operation by issuing the STATUS instruction. Go to the section  REF _Ref66775180 \h 4.2.5 STATUS instruction on page  PAGEREF _Ref66775194 \h 25 for more information about the STATUS. 
Whenever an error occurs, both steps (READx and GO) need to be repeated. 
4.2.2 WISHBONE Write operation
To perform the WISHBONE write operation, the debug must be enabled (instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information)) and the WISHBONE sub-module selected (see description on page  PAGEREF _Ref63237097 \h 14 for more details).

Write operation is performed in two steps:
Issuing the WRITEx instruction (see section  REF _Ref67050369 \h 4.2.3 READx/WRITEx instruction on page  PAGEREF _Ref67050381 \h 19 for more details)
Issuing the GO instruction (see section  REF _Ref66768668 \h 4.2.4.2 GO with WRITEx requested on page  PAGEREF _Ref66768668 \h 23 for more details)

First instruction sets the address, type of operation and data length that needs to be written.
Second instruction performs the write operation on the WISHBONE bus. 
Both instructions (WRITEx and GO) return status. This status should be checked on-the-fly to verify that the instruction was completed successfully. However it is also possible to check the status after the operation by issuing the STATUS instruction. Go to the section  REF _Ref66775180 \h 4.2.5 STATUS instruction on page  PAGEREF _Ref66775194 \h 25 for more information about the STATUS. 
Whenever an error occurs, both steps (WRITEx and GO) need to be repeated. 


4.2.3 READx/WRITEx instruction 
Read/write instruction sets the address, the type of operation and the length of the data that will be read or written. It is performed by shifting the following data through the data scan chain:
1-bit with value 0
3-bit instruction (READ8, READ16, READ32, WRITE8, WRITE16 or WRITE32, depending on the cycle type (read or write) and the data width (8-bit, 16-bit or 32-bit))
32-bit address
16-bit length (describes data length in bytes)
32-bit CRC (MSB shifted first) that is protecting the incoming data (first 52 bits).
36 bits with value 0 (this value is ignored in the debug interface)

While the read/write instruction is shifted-in, the following data is shifted out:
84 bits with value 0 (this value should be ignored)
4-bit status
1 if incoming CRC is OK, else 0
3 bit-s of 0
32-bit CRC (MSB shifted first) that is protecting the outgoing data (four bits). Only status bits are protected with this CRC (first 84 bits are ignored). 
















Figure  SEQ Figure \* ARABIC 2: READx/WRITEx instruction










4.2.4 GO instruction 
GO instruction actually performs the instruction that was requested with the previous READx/WRITEx instruction. The structure of the GO instruction differs depending on the previous requested instruction. There are two possibilities:
READx instruction was previously requested
WRITEx instruction was previously requested

4.2.4.1 GO with READx requested

GO instruction with READx previously requested performs the read operation on the WISHBONE bus. Address, cycle type and data length are specified with the READx instruction. The GO instruction is performed by shifting the following data through the data scan chain:
1-bit with value 0
3-bit instruction GO
32-bit CRC (MSB shifted first) that is protecting the incoming data (first 4 bits).
(data length x 8) bits with value 0 (this value is ignored in the debug interface). Number x is number of bits that are read out.

While the GO instruction is shifted-in, the following data is shifted out:
36 bits with value 0 (this value should be ignored)
(data length x 8) bits of data
4-bit status
1 if incoming CRC is OK, else 0
1 if WISHBONE cycle didnt finish (still in progress), else 0. This is important only for the first data byte
1 if under run occurred (data couldnt be read fast enough), else 0
1 if WISHBONE error occurred
32-bit CRC (MSB shifted first) that is protecting the outgoing data (data length x 8 + 4 bits). Only outgoing data bits are protected with this CRC (first 36 bits are ignored). 
















Figure  SEQ Figure \* ARABIC 3: GO with READx requested







4.2.4.2 GO with WRITEx requested

GO instruction with WRITEx previously requested performs the write operation on the WISHBONE bus. Address, cycle type and data length are specified with the WRITEx instruction. The GO instruction is performed by shifting the following data through the data scan chain:
1-bit with value 0
3-bit instruction GO
(data length x 8) bits of data
32-bit CRC (MSB shifted first) that is protecting the incoming data (first data length x 8 + 4 bits).
36 bits with value 0 (these bits are ignored in the debug interface)

While the GO instruction is shifted-in, the following data is shifted out:
(length x 8 + 36) bits with value 0 (this value should be ignored)
4-bit status
1 if incoming CRC is OK, else 0
1 if WISHBONE cycle didnt finish (still in progress), else 0. This is important only for the first data byte
1 if overrun occurred (data couldnt be write fast enough), else 0
1 if WISHBONE error occurred
32-bit CRC (MSB shifted first) that is protecting the outgoing data (4 status bits). Only outgoing data bits are protected with this CRC (first length x 8 + 36 bits are ignored). 






















Figure  SEQ Figure \* ARABIC 4: GO with WRITEx requested


4.2.5 STATUS instruction 
STATUS instruction is used for reading the value of the status register. Status register consists of four bits. The MSB bit is always shifted out first. The meaning of the bits is described in the following table.
 
Status bit #Meaning30 = Incoming CRC error
1 = Incoming CRC OK20 = WISHBONE cycle finished
1 = WISHBONE cycle not finished10 = no overrun/underrun
1 = overrun/underrun occurred00 = No WISHBONE error
1= WISHBONE error occurred
Table  SEQ Table \* ARABIC 8: Status bit description

Bit 0 is set when at least one WISHBONE error occurred since the last STATUS instruction was performed. Once set, it can be cleared only with the STATUS instruction.

Bit 1 is set when at least one underrun (for read operation) or overrun (for write) happened since the last STATUS instruction was performed. Underrun is when data is not available for reading on time. Overrun is when data is not written to the device on time (new data arrives before the previous data is written). Once set, it can be cleared only with the STATUS instruction.

Bit 2 is set while the WISHBONE cycle is in progress (not finished, yet). Go to section  REF _Ref66969966 \h 4.2.7 Accessing slow devices on page  PAGEREF _Ref66969966 \h 29 to read how to access data from slow devices. This bit changes when the access is finished (is not latched).

Bit 3 is cleared to zero when the CRC error occurs while shifting the data into the debug interface. This bit is valid only for the last instruction. STATUS instruction does not change the value of this bit.


The STATUS instruction is performed by shifting the following data through the data scan chain:
1-bit with value 0
3-bit instruction STATUS
32-bit CRC (MSB shifted first) that is protecting the incoming data (first 4 bits).
36 bits with value 0 (these bits are ignored in the debug interface)

While the STATUS instruction is shifted-in, the following data is shifted out:
36 bits with value 0 (this value should be ignored)
4-bit status (see  REF _Ref66767365 \h Table 8  REF _Ref66767373 \p \h above for more details)
32-bit CRC (MSB shifted first) that is protecting the outgoing data (4 status bits). Only outgoing data bits are protected with this CRC (first 36 bits are ignored). 

















Figure  SEQ Figure \* ARABIC 5: STATUS Instruction



4.2.6 Data and select signals
Data in the WISHBONE sub-module is organized in the big endian byte ordering. Following section describes the data and select signals depending on the address and  type of operation (32-bit, 16-bit and 8-bit).

32-bit access (wb_adr_o[1:0] = 00b):
       wb_sel_o[3:0] = 1111b
  wb_dat_x[31:0] are used

16-bit access (wb_adr_o[1:0] = 00b):
  wb_sel_o[3:0] = 1100b
  wb_dat_x[31:16] are used

16-bit access (wb_adr_o[1:0] = 10b):
 wb_sel_o[3:0] = 0011b
  wb_dat_x[15:0] are used

8-bit access (wb_adr_o[1:0] = 00b):
  wb_sel_o[3:0] = 1000b
  wb_dat_x[31:24] are used

8-bit access (wb_adr_o[1:0] = 01b):
  wb_sel_o[3:0] = 0100b
  wb_dat_x[23:16] are used

8-bit access (wb_adr_o[1:0] = 10b):
  wb_sel_o[3:0] = 0010b
  wb_dat_x[15:8] are used

8-bit access (wb_adr_o[1:0] = 11b):
   wb_sel_o[3:0] = 0001b
  wb_dat_x[7:0] are used


4.2.7 Accessing slow devices

Usually the WISHBONE clock (wb_clk_i) is much slower than the JTAG clock (tck_i). In that case read or write accesses are finished on time. However it is possible to do a read or write access to a WISHBONE device that is not fast enough to complete the desired operation on time. 
On time means:
Read operation needs to be finished before the data is shifted out through the JTAG
Write operation must be finished before the next write is started. 

4.2.7.1 Reading from slow device

Following needs to be done to read the data from a slow device:
Perform the READx instruction normally
Perform only first part of the GO instruction. After the first 36 bits are shifted out, force TAP state machine to go to the PAUSE_DR state. This means that the tms_i signal needs to be driven high after the 35th bit.
Once in the PAUSE_DR state, tdo_o signal reflects the state of the WISHBONE bus. While bus is busy (read cycle not finished), tdo_o is set to 1. Once the read cycle is finished, tdo_o goes to zero. Loop in the PAUSE_DR state until tdo_o goes to zero. Then go to the SHIFT_DR state and continue like nothing happened. When reading more data, go to the PAUSE_DR state after each word/half/byte is shifted out (depending on the type of access (8, 16 or 32 bit)).

CRC is not calculated when not in the SHIFT_DR state.

Note: TAP state machine is described in the documentation that is part of the project JTAG Test Access Port (TAP) that is available on the opencores website.
4.2.7.2 Writing to slow device

Following needs to be done to write the data to a slow device:
Perform the WRITEx instruction normally.
Perform only part of the GO instruction. After the first 4 bits are shifted in, shift in the first data word/half/byte. Then force the TAP state machine to go to the PAUSE_DR state. This means that the tms_i signal needs to be driven high after the 35th bit for 32-bit access, 19th bit for 16-bit access or 11th bit for 8-bit access.
Once in the PAUSE_DR state, tdo_o signal reflects the state of the WISHBONE bus. While bus is busy (write cycle not finished), tdo_o is set to 1. Once the write cycle is finished, tdo_o goes to zero. Loop in the PAUSE_DR state until tdo_o goes to zero. Then go to the SHIFT_DR state and continue like nothing happened. When writing more data, go to the PAUSE_DR state after each data word/half/byte is shifted in.
Check the busy status also after the last data word/half/byte. Then shift out the status and the CRC

CRC is not calculated when not in the SHIFT_DR state.

Note: TAP state machine is described in the documentation that is part of the project JTAG Test Access Port (TAP) that is available on the opencores website.

4.2.8 Error and retry on the WISHBONE

When a WISHBONE cycle is terminated with an error (signal wb_err_i is set to 1), the status bit [0] is set to 1. This bit remains set until the status is read with the STATUS instruction. This is useful to detect errors that occurred during several consecutive cycles (reading/writing data from/to consecutive addresses).

When the addresses WISHBONE device replies to late to the request, status bit [1] (overrun/underrun) is set. This bit remains set until the status is read with the STATUS instruction. This is useful to detect errors that occurred during several consecutive cycles.

WISHBONE retry function is not supported. 
4.3 CPU Sub-module

CPU sub-module is an interface to the CPU debug facilities (that are part of the CPU). It consists of the internal registers and the CPU interface. 
The CPU sub-module can access both, internal CPU registers and the CPU interface (CPUs on the other side of the debug interface).

Internal registers are used for:
selecting one of the connected CPUs
resetting the CPU(s)
stalling the selected CPU
stalling all unselected CPUs

Before the CPU sub-module can be accessed, several steps need to be taken:
debug must be enabled (instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information))
CPU sub-module must be selected (see description of the  REF _Ref63237097 \h 4.1 Chain Selection section on page  PAGEREF _Ref63237097 \h 14 for more details).

The following table describes all supported instructions and their codes.

InstructionCodeMeaningCPU_WRITE8001Requests write of the 8-bit data to the CPU.CPU_WRITE32010Requests write of the 32-bit data to the CPU.CPU_WRITE_REG011Requests write of the 8-bit data to the internal CPU register.CPU_GO100Performs the requested instruction.CPU_READ8101Requests read of the 8-bit data from the CPU.CPU_READ32110Requests read of the 32-bit data from the CPU.CPU_READ_REG111Requests read of the 8-bit data from the internal CPU register.
Table  SEQ Table \* ARABIC 9: CPU sub-module: Supported Instructions


4.3.1 CPU Register Read operation
To read the data from the CPU register (internal register that is part of the CPU sub-module), the debug must be enabled (instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information)) and the CPU sub-module selected (see description of the  REF _Ref63237097 \h 4.1 Chain Selection section on page  PAGEREF _Ref63237097 \h 14 for more details).

Read operation is performed in two steps:
Issuing the CPU_READ_REG instruction (see section  REF _Ref67048924 \h 4.3.5 CPU_READx/CPU_WRITEx operation on page  PAGEREF _Ref67048924 \h 38 for more details)
Issuing the CPU_GO instruction (see section  REF _Ref67049187 \h 4.3.6.1 GO with CPU_READx requested on page  PAGEREF _Ref67049187 \h 40 for more details)

First instruction sets the address of the register. Second instruction performs the read operation to the addressed internal CPU register. 
Both instructions (CPU_READ_REG and CPU_GO) return status. This status should be checked on-the-fly to verify that the instruction was completed successfully. 
Whenever an error occurs, both steps (CPU_READ_REG and CPU_GO) need to be repeated. 
4.3.2 CPU Register Write operation
To write the data from the CPU register (internal register that is part of the CPU sub-module), the debug must be enabled (instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information)) and the CPU sub-module selected (see description of the  REF _Ref63237097 \h 4.1 Chain Selection section on page  PAGEREF _Ref63237097 \h 14 for more details).

Write operation is performed in two steps:
Issuing the CPU_WRITE_REG instruction (see section  REF _Ref67048924 \h 4.3.5 CPU_READx/CPU_WRITEx operation on page  PAGEREF _Ref67048924 \h 38 for more details)
Issuing the CPU_GO instruction (see section  REF _Ref67048987 \h 4.3.6.2 GO with CPU_WRITEx requested on page  PAGEREF _Ref67048987 \h 42 for more details)

First instruction sets the address of the register. Second instruction performs the write operation to the addressed internal CPU register. 
Both instructions (CPU_WRITE_REG and CPU_GO) return status. This status should be checked on-the-fly to verify that the instruction was completed successfully. 
Whenever an error occurs, both steps (CPU_WRITE_REG and CPU_GO) need to be repeated. 
4.3.3 CPU Read operation
To read the data from the CPU, following needs to be done:
the debug must be enabled (instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information))
CPU sub-module must selected (see description of the  REF _Ref63237097 \h 4.1 Chain Selection section on page  PAGEREF _Ref63237097 \h 14 for more details)
CPU must be selected. Selection is made through the write operation to the internal CPU register (See section  REF _Ref67049087 \h 4.3.7 Selecting different CPUs on page  PAGEREF _Ref67049104 \h 44 for more details).

Read operation is performed in two steps:
Issuing the CPU_READ8 instruction when 8-bit read is needed or CPU_READ32 instruction when 32-bit read is needed (see section  REF _Ref67048924 \h 4.3.5 CPU_READx/CPU_WRITEx operation on page  PAGEREF _Ref67048924 \h 38 for more details). 
Issuing the CPU_GO instruction (see section  REF _Ref67049187 \h 4.3.6.1 GO with CPU_READx requested on page  PAGEREF _Ref67049187 \h 40 for more details)

First instruction sets the address of the CPU where the data will be read from. Second instruction performs the read operation to the addressed CPU space. 
Both instructions (CPU_READ8/32 and CPU_GO) return status. This status should be checked on-the-fly to verify that the instruction was completed successfully. 
Whenever an error occurs, both steps (CPU_READ8/32 and CPU_GO) need to be repeated. 

4.3.4 CPU Write operation
To write the data to the CPU, following needs to be done:
the debug must be enabled (instruction DEBUG needs to be activated in the TAP (refer to the IEEE 1149.1 Test Access Port documentation for more information))
CPU sub-module must selected (see description of the  REF _Ref63237097 \h 4.1 Chain Selection section on page  PAGEREF _Ref63237097 \h 14 for more details)
CPU must be selected. Selection is made through the write operation to the internal CPU register (See section  REF _Ref67048750 \h 4.3.7 Selecting different CPUs on page  PAGEREF _Ref67048756 \h 44).

Write operation is performed in two steps:
Issuing the CPU_WRITE8 instruction when 8-bit write is needed or CPU_WRITE32 instruction when 32-bit read is needed (see section  REF _Ref67048924 \h 4.3.5 CPU_READx/CPU_WRITEx operation on page   PAGEREF _Ref67048924 \h 38 for more details). 
Issuing the CPU_GO instruction (see section  REF _Ref67048987 \h 4.3.6.2 GO with CPU_WRITEx requested on page  PAGEREF _Ref67048987 \h 42 for more details)

First instruction sets the address of the CPU where the data will be written to. Second instruction performs the write operation to the addressed CPU space. 
Both instructions (CPU_WRITE8/32 and CPU_GO) return status. This status should be checked on-the-fly to verify that the instruction was completed successfully. 
Whenever an error occurs, both steps (CPU_WRITE8/32 and CPU_GO) need to be repeated. 

4.3.5 CPU_READx/CPU_WRITEx operation
CPU_READ8, CPU_READ32, CPU_WRITE8 and CPU_WRITE32 instructions set the address of the CPU where the data that will be read from or written to. 

CPU_READ_REG and CPU_WRITE_REG instructions set the address of the internal CPU register (that is part of the CPU sub-module) where the data that will be read from or written to. 

All mentioned instructions are performed by shifting the following data through the data scan chain:

1-bit with value 0
3-bit instruction (CPU_READ8, CPU_READ32, CPU_READ_REG, CPU_WRITE8, CPU_WRITE32 or CPU_WRITE_REG) depending on the cycle type (32-bit or 8-bit access to the CPU or 8-bit access to the CPU register))
32-bit address
32-bit CRC (MSB shifted first) that is protecting the incoming data (first 36 bits).
36 bits with value 0 (this value is ignored in the debug interface)

While the CPU_READx/CPU_WRITEx instruction is shifted-in, the following data is shifted out:
68 bits with value 0 (this value should be ignored)
4-bit status
1 if incoming CRC is OK, else 0
3 bit-s 010b
32-bit CRC (MSB shifted first) that is protecting the outgoing data (four bits). Only status bits are protected with this CRC (first 68 bits are ignored). 



















Figure  SEQ Figure \* ARABIC 6: CPU_READx/CPU_WRITEx instruction



4.3.6 GO instruction 
GO instruction actually performs the instruction that was requested with the previous CPU_READx/CPU_WRITEx instruction. The structure of the GO instruction differs depending on the previous requested instruction. There are two possibilities:
CPU_READx instruction was previously requested
CPU_WRITEx instruction was previously requested

4.3.6.1 GO with CPU_READx requested

GO instruction with CPU_READx previously requested performs the read operation to the:
internal CPU register (that is part of the CPU sub-module) 
or
CPU that is connected to the CPU sub-module (CPU must be previously selected. See section  REF _Ref67048750 \h 4.3.7 Selecting different CPUs on page  PAGEREF _Ref67048756 \h 44)

Address of the internal CPU register or the location in the CPU is specified with the previous CPU_READx instruction. The GO instruction is performed by shifting the following data through the data scan chain:
1-bit with value 0
3-bit instruction GO
32-bit CRC (MSB shifted first) that is protecting the incoming data (first 4 bits).
x bits with value 0 (this value is ignored in the debug interface). Number x is number of bits that are read out. 
36 + 32 for CPU_READ32
36 + 8 for CPU_READ8 or CPU_READ_REG

While the GO instruction is shifted-in, the following data is shifted out:
36 bits with value 0 (this value should be ignored)
x bits of data
x is 32 for CPU_READ32
x is 8 for CPU_READ8 or CPU_READ_REG
4-bit status
1 if incoming CRC is OK, else 0
3 bit-s 010b
32-bit CRC (MSB shifted first) that is protecting the outgoing data (32(8) + 4 bits). Only outgoing data bits are protected with this CRC (first 36 bits are ignored). 
















Figure  SEQ Figure \* ARABIC 7: GO with CPU_READx requested




4.3.6.2 GO with CPU_WRITEx requested

GO instruction with CPU_WRITEx previously requested performs the write operation to the:
internal CPU register (that is part of the CPU sub-module) 
or
CPU that is connected to the CPU sub-module (CPU must be previously selected. See section  REF _Ref67048750 \h 4.3.7 Selecting different CPUs on page  PAGEREF _Ref67048756 \h 44)

Address of the internal CPU register or the location in the CPU is specified with the previous CPU_WRITEx instruction. The GO instruction is performed by shifting the following data through the data scan chain:
1-bit with value 0
3-bit instruction GO
x bits of data
x is 32 for CPU_READ32
x is 8 for CPU_READ8 or CPU_READ_REG
32-bit CRC (MSB shifted first) that is protecting the incoming data (first 32(8) + 4 bits).
36 bits with value 0 (these bits are ignored in the debug interface)

While the GO instruction is shifted-in, the following data is shifted out:
36 + 32(8) bits with value 0 (this value should be ignored)
4-bit status
1 if incoming CRC is OK, else 0
3 bit-s 010b
32-bit CRC (MSB shifted first) that is protecting the outgoing data (4 status bits). Only outgoing data bits are protected with this CRC (first 36 + 32(8) bits are ignored). 
















Figure  SEQ Figure \* ARABIC 8: GO with CPU_WRITEx requested



4.3.7 Selecting different CPUs
cpu_sel_o and cpu_stall_all_o signals have been added to the Debug Interface to support more than one CPU. It is meant, that this signals are used to enable multiplexing of all the signals going from/to CPU and Debug Interface (cpu_bp_i, cpu_data_i, cpu_data_o, cpu_addr_o, cpu_stall_o, cpu_ack_i). The multiplexing of signals is not part of the Debug Interface and is the responsibility of the system integrator. 
cpu_sel_o signals are controlled from CPU_SEL register and cpu_stall_all_o signal is controlled from CPU_OP register.

For more information about changing the value of the internal CPU register go to the section  REF _Ref67047744 \h 4.3.2 CPU Register Write operation on page  PAGEREF _Ref67047744 \h 35. 
Reading the value of the internal CPU register is described in section  REF _Ref67047818 \h 4.3.1 CPU Register Read operation on page  PAGEREF _Ref67047818 \h 34.

Normally, if just one CPU is connected to the Debug Interface these signals are not necessary and can be ignored.

4.3.8 Stalling CPU(s)
The selected CPU can be stalled in two ways: 
By deliberately setting bit CPUSTALL in the CPU_OP register to 1 (see section  REF _Ref63271995 \h 3.2 CPU Operation Register on page  PAGEREF _Ref63271998 \h 12 for more details). Clearing this bit again restarts the CPU. 
An input breakpoint signal (cpu_bp_i) automatically stops the CPU and sets bit 0 of the CPU_OP register to 1. Clearing this bit again restarts the CPU.

When CPUSTALLALL bit is set in the CPU_OP register, all unselected CPUs are stalled.

For more information about changing the value of the internal CPU register go to the section  REF _Ref67047744 \h 4.3.2 CPU Register Write operation on page  PAGEREF _Ref67047744 \h 35. 
Reading the value of the internal CPU register is described in section  REF _Ref67047818 \h 4.3.1 CPU Register Read operation on page  PAGEREF _Ref67047818 \h 34.

For more information about the breakpoint generation refer to the CPU manual (i.e. OpenRISC 1000 System Architecture Manual).

4.3.9 Resetting CPUs
The Debug Interface puts the CPU to reset by setting the RESET bit in the CPU_OP register to 1. Clearing this bit to 0 deactivates the reset signal.

For more information about changing the value of the internal CPU register go to the section  REF _Ref67047744 \h 4.3.2 CPU Register Write operation on page  PAGEREF _Ref67047744 \h 35. 
Reading the value of the internal CPU register is described in section  REF _Ref67047818 \h 4.3.1 CPU Register Read operation on page  PAGEREF _Ref67047818 \h 34.


Architecture
The SoC Debug Interface architecture is based on IEEE Std. 1149.1 Standard Test Access Port and Boundary Scan Architecture. Other signals are added to provide additional flexibility. 
The interface consists of several parts (blocks):
Logic that selects one of the connected scan chains (from sub-modules). Currently two sub-modules are available, CPU and WISHBONE. 
CRC sub-module that checks incoming data.
CRC sub-module that calculates the CRC for the outgoing data. 
WISHBONE sub-module
CPU sub-module

As seen on the following figure, debug interface is just one part of the complete debugging system. For more information about the TAP controller, go to the opencores web site and look for the project JTAG Test Access Port (TAP). There is a complete IP core with test bench and documentation available.
If there are more than 1 CPU in the system, then additional external logic is needed (marked as MUX logic in the  REF _Ref63219195 \h Figure 9: Complete system on page  PAGEREF _Ref63219195 \h 47). The function of this logic is:
Multiplexes data that comes from CPUs to data that goes to the debug interface.
Defines stall signals that are connected to the CPUs from cpu_stall_o, cpu_stall_all_o and cpu_sel_o signals.








 

















Figure  SEQ Figure \* ARABIC 9: Complete system
5.1 Debug Interface
Debug Interface is an interface between the TAP controller and the sub-modules that are target specific (CPU, WISHBONE...). It receives data from the TAP whenever the DEBUG instruction is active (see IEEE 1149.1 Test Access Port documentation). 
Data can hold two kinds of instructions: 
Chain select instruction
Sub-module instruction

First bit of the instruction is used to distinguish between the chain select instruction (first bit is 1) and the sub-module instruction (first bit is 0). 
Chain select instruction is used for selecting/enabling the sub-module. 
Sub-module instructions are sub-module specific. Each sub-module can use different instructions. Because of this, it is very easy to add additional sub-modules.
All the data (in both directions) is protected with the 32-bit CRC (see section  REF _Ref63228021 \h 5.2 CRC sub-module on page  PAGEREF _Ref63228021 \h 48 for more information). Both CRC engines (one for incoming data and one for outgoing data) are located in the debug interface. None of the sub-modules have their own CRC engine. 
5.2 CRC sub-module
There are two CRC sub-modules in the debug interface. One is checking the incoming data, while the other is calculating the CRC from the outgoing data.
The following polynomial is used for 32-bit CRC calculation:
1 + x1 + x2 + x4 + x5 + x7 + x8 + x10 + x11 + x12 + x16 + x22 + x23 + x26 + x32

1-bit data input is used for CRC calculation. CRC is initialized to the value 0xffffffff before the actual CRC calculation starts. The CRC is received/send with the MSB shifted first.

Incoming CRC is calculated from the incoming data. 
Outgoing CRC is calculated from the outgoing data. CRC calculation does not include zero bits that are shifted out while incoming data and incoming CRC are shifting in (See  REF _Ref66693848 \h Figure 1 on page  PAGEREF _Ref513134321 \h 15 for example).
5.3 WISHBONE sub-module
Is capable of doing the 8-bit, 16-bit and 32-bit WISHBONE accesses. All accesses are single accesses since the data flow through the TAP (JTAG) is slow and there is no need for bursts. Wishbone clock frequency must be higher than the TCK frequency. See section  REF _Ref63232554 \h 4.2 WISHBONE Sub-module on page  PAGEREF _Ref63232532 \h 16 for more information about the WISHBONE sub-module.




Open Cores    SoC Debug Interface      DATE  \* MERGEFORMAT 3/14/2004


PAGE  



 HYPERLINK "http://www.opencores.org/" http://www.opencores.org/   Rev 2.1 Page  PAGE 19 of  NUMPAGES 49


TDI

32(8) data bits

0

32-bit
 CRC

Outgoing data

Outgoing CRC

Incoming data

Incoming CRC

Data shifted out from the debug interface

36 zero bits

4-bit Status 

32-bit CRC

Data shifted into the debug interface

32(8) + 36 zero bits

3-bit
GO Instr.

Boundary Scan Chain



TRSTn


TMS


TCK

TDO


TDI

TDI

TDO

3-bit
GO Instr.

TDO

TDI

0

TDI

32-bit CRC

Outgoing data

Outgoing CRC



Debug Interface


Incoming data

Incoming CRC

MBIST Scan Chain

0

Data shifted out from the debug interface

68 zero bits

4-bit Status 

32-bit CRC

Data shifted into the debug interface

36 zero bits

32-bit address

36 zero bits

3-bit
Instr.

TDI

TDO

Debug Scan Chain

TDO

TDO

TDI

36 zero bits

CPU
+
CPU Development Interface

CPU
+
CPU Development Interface

0

32-bit  CRC

Outgoing data

CPU n

Outgoing CRC

Incoming data

Incoming CRC

Data shifted out from the debug interface

CPU 1

4-bit Status 

CPU sub-module


32-bit CRC

MUX

ID

FSM

TAP Controller



MUX

Data shifted into the debug interface

36 zero bits

3-bit
STATUS
Instruct.

TDI

TDO

TDO

data_len x 8 data bits

Data shifted out from the debug interface

TDI

data_len x 8 + 36 zero bits

Outgoing data

Data shifted into the debug interface

32-bit
 CRC

36 zero bits

TDI

MUX logic

TDO

32-bit CRC

4-bit Status 

Outgoing CRC

TDO

TDI

3-bit
GO Instr.

0

Incoming data

0

Incoming CRC

32-bit
 CRC

Outgoing data

Outgoing CRC

Incoming data

Incoming CRC

Data shifted out from the debug interface

36 zero bits

4-bit Status 

32-bit CRC

Data shifted into the debug interface

data_len x 8 + 36 zero bits

data_len x 8 data bits

3-bit
GO Instr.

TDI

TDO

TDO

16-bit 
length

32-bit
 CRC

Outgoing data

Outgoing CRC

TDO

Incoming data

Incoming CRC

Data shifted out from the debug interface

84 zero bits

4-bit Status 

32-bit CRC

TDI



Data shifted into the debug interface

36 zero bits

TDO

1

3-bit Chain ID

32-bit CRC

TDI

32-bit address

3-bit
Instr.

TDI

Outgoing data

Incoming data

Outgoing CRC

Incoming CRC

TDO

TDO

Data shifted out from the debug interface

Data shifted into the debug interface

TDO

TDI

36 zero bits

36 zero bits

4-bit Status 

32-bit CRC

 EMBED Word.Picture.8  

TDI

WISHB. sub-module


Optional sub-modules


FSM

MUX

Reg.

CRC

Logic

MUX

FSM

Logic

Data shifted into the debug interface

32-bit CRC

4-bit Status 

Data shifted out from the debug interface

Incoming CRC

Incoming data

Outgoing CRC

Outgoing data

32-bit
 CRC

0

32(8) + 36 zero bits

32(8) data bits





 GIQRWXZ_`ax
a'(,.01ɹ暈zrnnrnjnnfh      h)h0_h{dh0_\h{dh)h{dh0_"h{dh5CJ@OJQJ\^Jh{dhOJQJh{dh;Quh{dhQ[5 h)5h{dhD5h{dh5       h0_5 hhCJOJQJ^JaJh{dh^Zh{dh$jh{dhCJUmHnHu(    3GHIRabcdefghij!!!!!!!!!4
a'(,.01ɹ暈zrnnrnjnnfh      h)h0_h{dh0_\h{dh)h{dh0_"h{dh5CJ@OJQJ\^Jh{dhOJQJh{dh;Quh{dhQ[5 h)5h{dhD5h{dh5       h0_5 hhCJOJQJ^JaJh{dh^Zh{dh$jh{dhCJUmHnHu(    3GHIRabcdefghij!!!!!!!!!4
!!!!!!!!!!!!!!!!!!7$8$H$Y$^a$gd
f!ڵjklmnopqrstuvwx        
!!!!!!!!!!!!!!!!!!7$8$H$Y$^a$gd
f!ڵjklmnopqrstuvwx        
!!!!!!!!!!!!!!!!!!!dss|s2s        _$Ifgd~        $7$8$H$a$7$8$H$!7$8$H$
!!!!!!!!!!!!!!!!!!!dss|s2s        _$Ifgd~        $7$8$H$a$7$8$H$!7$8$H$
,9#ds#s        _$Ifgd~  kd$$Ifl4\b
!<T
,9#ds#s        _$Ifgd~  kd$$Ifl4\b
!<T
       
       
t(&&&&04
t(&&&&04
l`
l`
ap(&&&&
ap(&&&&
|s2s$9dskd{$$Ifl\b
!<T
|s2s$9dskd{$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  
ap(      _$Ifgd~  
s|s2s$9kd$$Ifl\b
!<T
s|s2s$9kd$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  
ap(      _$Ifgd~  
1dss|s2s  _$Ifgd~  126?B-9$ds$s$|s    _$Ifgd~  kd$$Ifl\b
!<T
1dss|s2s  _$Ifgd~  126?B-9$ds$s$|s    _$Ifgd~  kd$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(B2s$ldsskd$$Ifl\b
!<T
ap(B2s$ldsskd$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  |s2s$9dskdQ$$Ifl\b
!<T
ap(      _$Ifgd~  |s2s$9dskdQ$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  s|s2s$9kd$$Ifl\b
!<T
ap(      _$Ifgd~  s|s2s$9kd$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  Qdss|s2s        _$Ifgd~  QRV_b-l$ds$s$|s    _$Ifgd~  kd$$Ifl\b
!<T
ap(      _$Ifgd~  Qdss|s2s        _$Ifgd~  QRV_b-l$ds$s$|s    _$Ifgd~  kd$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(b2s$ldsskd     $$Ifl\b
!<T
ap(b2s$ldsskd     $$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  |s2s$ldskd$$Ifl\b
!<T
ap(      _$Ifgd~  |s2s$ldskd$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  
ap(      _$Ifgd~  

z
{
s|s2s$ kdK$$Ifl\b
!<T

z
{
s|s2s$ kdK$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  {




dss|s2s        _$Ifgd~  




-l$ds$s$|s    _$Ifgd~  kd}
$$Ifl\b
!<T
ap(      _$Ifgd~  {




dss|s2s        _$Ifgd~  




-l$ds$s$|s    _$Ifgd~  kd}
$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(




2s$9dsskd$$Ifl\b
!<T
ap(




2s$9dsskd$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  

cdh|s2s$ dskd$$Ifl\b
!<T
ap(      _$Ifgd~  

cdh|s2s$ dskd$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  hqts|s2s$lkd$$Ifl\b
!<T
ap(      _$Ifgd~  hqts|s2s$lkd$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  dss|s2s        _$Ifgd~  -l$ds$s$|s    _$Ifgd~  kdE$$Ifl\b
!<T
ap(      _$Ifgd~  dss|s2s        _$Ifgd~  -l$ds$s$|s    _$Ifgd~  kdE$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(#2s$9dsskdw$$Ifl\b
!<T
ap(#2s$9dsskdw$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  #&`ae|s2s$ldskd$$Ifl\b
!<T
ap(      _$Ifgd~  #&`ae|s2s$ldskd$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  enqs|s2s$lkd$$Ifl\b
!<T
ap(      _$Ifgd~  enqs|s2s$lkd$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  'dss|s2s        _$Ifgd~  '(,58-l$ds$s$|s    _$Ifgd~  kd$$Ifl\b
!<T
ap(      _$Ifgd~  'dss|s2s        _$Ifgd~  '(,58-l$ds$s$|s    _$Ifgd~  kd$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(8$dsskdi$$Ifl\b
!<T
ap(8$dsskdi$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  |s2s$9kd$$Ifl\b
!<T
ap(      _$Ifgd~  |s2s$9kd$$Ifl\b
!<T
       
       
t(04
t(04
l`
l`
ap(      _$Ifgd~  M%sWV=J
ap(      _$Ifgd~  M%sWV=J
`#}!
!
`#}!
!

!

!

!

!

!

!



()*+,-.GHIJKLMNOjkͪ͋|kZO|Ah.25;aJmHnHuh~mHnHu jh.2UmHnHu* jh.2UmHnHujh.2UmHnHuh.2mHnHu'jh7wh.20JUmHnHu*2jh7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHujh{dhUh{dhklmyz{Ĺ}j\jS9Ĺ2jh7wh.2>*B*UmHnHphuh.2mHnHuh.25;aJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* jvh.2UmHnHujh.2UmHnHuh.2mHnHuh7wh.20JmHnHu'jh7wh.20JUmHnHu*2jh7wh.2>*B*UmHnHphu !"#$%&'Bır^SSBı jbh.2UmHnHuh.2mHnHu'jh7wh.20JUmHnHu*2jh7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHuh.25;aJmHnHu$jh7wh.20JUmHnHujh.2UmHnHuh~mHnHu jh.2UmHnHu* jlh.2UmHnHuBCDERSTmnopqrstu񸩸|iZiQ72jh7wh.2>*B*UmHnHphuh.2mHnHuh.2:CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* jXh.2UmHnHujh.2UmHnHuh.2mHnHu'jh7wh.20JUmHnHu*2jh7wh.2>*B*UmHnHphuh7wh.20JmHnHuø𥖥eQ@ø jD!h.2UmHnHu'jh7wh.20JUmHnHu*2j h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHuh.2:CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* jN h.2UmHnHuh.2mHnHujh.2UmHnHu1234567PQRTUVWXYtuvw߼ߝ}laS92j"h7wh.2>*B*UmHnHphuh.25;aJmHnHuh~mHnHu jh.2UmHnHu* j:"h.2UmHnHujh.2UmHnHuh.2mHnHu'jh7wh.20JUmHnHu*2j!h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHuwƵחfRAח j&$h.2UmHnHu'jh7wh.20JUmHnHu*2j#h7wh.2>*B*UmHnHphuh.2mHnHuh.25;aJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* j0#h.2UmHnHujh.2UmHnHuh.2mHnHuh7wh.20JmHnHu456OPQSTUVWXstЭЎn]Rh~mHnHu jh.2UmHnHu* j%h.2UmHnHujh.2UmHnHuh.2mHnHu'jh7wh.20JUmHnHu*2j$h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHuh.2:CJaJmHnHutuvĹ}j[jR8Ĺ2j&h7wh.2>*B*UmHnHphuh.2mHnHuh.2:CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* j&h.2UmHnHujh.2UmHnHuh.2mHnHuh7wh.20JmHnHu'jh7wh.20JUmHnHu*2j%h7wh.2>*B*UmHnHphu678:;<=>?ȹgSBȹ j'h.2UmHnHu'jh7wh.20JUmHnHu*2j'h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHuh.25;aJmHnHu$jh7wh.20JUmHnHujh.2UmHnHuh~mHnHu jh.2UmHnHu* j'h.2UmHnHuh.2mHnHu?Z[\]pqrκ诠~s`Q`72jo)h7wh.2>*B*UmHnHphuh.2:CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* j(h.2UmHnHujh.2UmHnHuh.2mHnHu'jh7wh.20JUmHnHu*2jy(h7wh.2>*B*UmHnHphuh7wh.20JmHnHuh.2mHnHu       

()*+,-.GHIJKLMNOjkͪ͋|kZO|Ah.25;aJmHnHuh~mHnHu jh.2UmHnHu* jh.2UmHnHujh.2UmHnHuh.2mHnHu'jh7wh.20JUmHnHu*2jh7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHujh{dhUh{dhklmyz{Ĺ}j\jS9Ĺ2jh7wh.2>*B*UmHnHphuh.2mHnHuh.25;aJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* jvh.2UmHnHujh.2UmHnHuh.2mHnHuh7wh.20JmHnHu'jh7wh.20JUmHnHu*2jh7wh.2>*B*UmHnHphu !"#$%&'Bır^SSBı jbh.2UmHnHuh.2mHnHu'jh7wh.20JUmHnHu*2jh7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHuh.25;aJmHnHu$jh7wh.20JUmHnHujh.2UmHnHuh~mHnHu jh.2UmHnHu* jlh.2UmHnHuBCDERSTmnopqrstu񸩸|iZiQ72jh7wh.2>*B*UmHnHphuh.2mHnHuh.2:CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* jXh.2UmHnHujh.2UmHnHuh.2mHnHu'jh7wh.20JUmHnHu*2jh7wh.2>*B*UmHnHphuh7wh.20JmHnHuø𥖥eQ@ø jD!h.2UmHnHu'jh7wh.20JUmHnHu*2j h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHuh.2:CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* jN h.2UmHnHuh.2mHnHujh.2UmHnHu1234567PQRTUVWXYtuvw߼ߝ}laS92j"h7wh.2>*B*UmHnHphuh.25;aJmHnHuh~mHnHu jh.2UmHnHu* j:"h.2UmHnHujh.2UmHnHuh.2mHnHu'jh7wh.20JUmHnHu*2j!h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHuwƵחfRAח j&$h.2UmHnHu'jh7wh.20JUmHnHu*2j#h7wh.2>*B*UmHnHphuh.2mHnHuh.25;aJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* j0#h.2UmHnHujh.2UmHnHuh.2mHnHuh7wh.20JmHnHu456OPQSTUVWXstЭЎn]Rh~mHnHu jh.2UmHnHu* j%h.2UmHnHujh.2UmHnHuh.2mHnHu'jh7wh.20JUmHnHu*2j$h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHuh.2:CJaJmHnHutuvĹ}j[jR8Ĺ2j&h7wh.2>*B*UmHnHphuh.2mHnHuh.2:CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* j&h.2UmHnHujh.2UmHnHuh.2mHnHuh7wh.20JmHnHu'jh7wh.20JUmHnHu*2j%h7wh.2>*B*UmHnHphu678:;<=>?ȹgSBȹ j'h.2UmHnHu'jh7wh.20JUmHnHu*2j'h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHuh.25;aJmHnHu$jh7wh.20JUmHnHujh.2UmHnHuh~mHnHu jh.2UmHnHu* j'h.2UmHnHuh.2mHnHu?Z[\]pqrκ诠~s`Q`72jo)h7wh.2>*B*UmHnHphuh.2:CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* j(h.2UmHnHujh.2UmHnHuh.2mHnHu'jh7wh.20JUmHnHu*2jy(h7wh.2>*B*UmHnHphuh7wh.20JmHnHuh.2mHnHu       
()*CDĹ榗}iZUKU@j*h.2Ujh.2U       h.2jh7wh.20JU*'je*h7wh.2>*B*Uphh.2h7wh.20Jjh7wh.20JUh.2:CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* j)h.2UmHnHujh.2UmHnHuh.2mHnHuDEGHIJKLghij   
()*CDĹ榗}iZUKU@j*h.2Ujh.2U       h.2jh7wh.20JU*'je*h7wh.2>*B*Uphh.2h7wh.20Jjh7wh.20JUh.2:CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* j)h.2UmHnHujh.2UmHnHuh.2mHnHuDEGHIJKLghij   
'(Ʈƚ嚏{ƚpj,h.2U'jQ,h7wh.2>*B*Uphj+h.2U h.2jh7wh.20JU*'j[+h7wh.2>*B*Uphh.2h7wh.20Jh.25CJaJjh7wh.20JUjh.2U       h~jh.2U*)()*>?@YZ[]^_`ab}~ιĜrirO;r'jh7wh.20JUmHnHu*2j=.h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHuh.25CJaJjh7wh.20JU     h~jh.2U*j-h.2Ujh.2U       h.2h7wh.20Jjh7wh.20JU*'jG-h7wh.2>*B*Uph !"#Ĺ榙hTCĹ榙 j/h.2UmHnHu'jh7wh.20JUmHnHu*2j3/h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHuh.2CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* j.h.2UmHnHujh.2UmHnHuh.2mHnHu#$%@ABC[\]vwxz{|}~齳{齳pj1h.2U'j1h7wh.2>*B*Uphh.25CJaJ     h~jh.2U*j0h.2Ujh.2U       h.2jh7wh.20JU*'j)0h7wh.2>*B*Uphh.2h7wh.20Jjh7wh.20JU$345789:;<WXYZzιĜrirO;r'jh7wh.20JUmHnHu*2j3h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHuh.25CJaJjh7wh.20JU h~jh.2U*j2h.2Ujh.2U       h.2h7wh.20Jjh7wh.20JU*'j2h7wh.2>*B*Uph:c~3Tq
'(Ʈƚ嚏{ƚpj,h.2U'jQ,h7wh.2>*B*Uphj+h.2U h.2jh7wh.20JU*'j[+h7wh.2>*B*Uphh.2h7wh.20Jh.25CJaJjh7wh.20JUjh.2U       h~jh.2U*)()*>?@YZ[]^_`ab}~ιĜrirO;r'jh7wh.20JUmHnHu*2j=.h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHuh.25CJaJjh7wh.20JU     h~jh.2U*j-h.2Ujh.2U       h.2h7wh.20Jjh7wh.20JU*'jG-h7wh.2>*B*Uph !"#Ĺ榙hTCĹ榙 j/h.2UmHnHu'jh7wh.20JUmHnHu*2j3/h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHuh.2CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* j.h.2UmHnHujh.2UmHnHuh.2mHnHu#$%@ABC[\]vwxz{|}~齳{齳pj1h.2U'j1h7wh.2>*B*Uphh.25CJaJ     h~jh.2U*j0h.2Ujh.2U       h.2jh7wh.20JU*'j)0h7wh.2>*B*Uphh.2h7wh.20Jjh7wh.20JU$345789:;<WXYZzιĜrirO;r'jh7wh.20JUmHnHu*2j3h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHuh.25CJaJjh7wh.20JU h~jh.2U*j2h.2Ujh.2U       h.2h7wh.20Jjh7wh.20JU*'j2h7wh.2>*B*Uph:c~3Tq
X Z \ !!
!
X Z \ !!
!

!

!

!

!

!

!
z{|Ĺ榙hTCĹ榙 j|4h.2UmHnHu'jh7wh.20JUmHnHu*2j4h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHuh.2CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* j3h.2UmHnHujh.2UmHnHuh.2mHnHuABC\]^`abcde齳|nenK2j5h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHuh.25CJaJ      h~jh.2U*jr5h.2Ujh.2U       h.2jh7wh.20JU*'j4h7wh.2>*B*Uphh.2h7wh.20Jjh7wh.20JUҲÃtg^Z^F7^2       h.2jh7wh.20JU*'j6h7wh.2>*B*Uphh.2h7wh.20Jjh7wh.20JUh.2:CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* jh6h.2UmHnHujh.2UmHnHuh.2mHnHuh7wh.20JmHnHu'jh7wh.20JUmHnHu*789:\]^wxy{|}~ɷɷqfjJ9h.2U'j8h7wh.2>*B*UphjT8h.2Ujh7wh.20JU*'j7h7wh.2>*B*Uphh.2h7wh.20Jh.25CJaJjh7wh.20JU h~jh.2U*j^7h.2U   h.2jh.2U(,-.012345PQRSwxy齳{齳pj6;h.2U'j:h7wh.2>*B*Uphh.25CJaJ   h~jh.2U*j@:h.2Ujh.2U       h.2jh7wh.20JU*'j9h7wh.2>*B*Uphh.2h7wh.20Jjh7wh.20JU$
2ιĜrirO;r'jh7wh.20JUmHnHu*2j<h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHuh.25CJaJjh7wh.20JU    h~jh.2U*j,<h.2Ujh.2U	h.2h7wh.20Jjh7wh.20JU*'j;h7wh.2>*B*Uph234MNOQRSTUVqrstĹ榙hTCĹ榙 j>h.2UmHnHu'jh7wh.20JUmHnHu*2j=h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHuh.2CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* j"=h.2UmHnHujh.2UmHnHuh.2mHnHu789:OPQjklnopqrs齳{齳pj@h.2U'j?h7wh.2>*B*Uphh.25CJaJ  h~jh.2U*j?h.2Ujh.2U       h.2jh7wh.20JU*'j>h7wh.2>*B*Uphh.2h7wh.20Jjh7wh.20JU$ιĜrirO;r'jh7wh.20JUmHnHu*2juAh7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHuh.25CJaJjh7wh.20JU h~jh.2U*j@h.2Ujh.2U       h.2h7wh.20Jjh7wh.20JU*'j@h7wh.2>*B*Uph     
z{|Ĺ榙hTCĹ榙 j|4h.2UmHnHu'jh7wh.20JUmHnHu*2j4h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHuh.2CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* j3h.2UmHnHujh.2UmHnHuh.2mHnHuABC\]^`abcde齳|nenK2j5h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHuh.25CJaJ      h~jh.2U*jr5h.2Ujh.2U       h.2jh7wh.20JU*'j4h7wh.2>*B*Uphh.2h7wh.20Jjh7wh.20JUҲÃtg^Z^F7^2       h.2jh7wh.20JU*'j6h7wh.2>*B*Uphh.2h7wh.20Jjh7wh.20JUh.2:CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* jh6h.2UmHnHujh.2UmHnHuh.2mHnHuh7wh.20JmHnHu'jh7wh.20JUmHnHu*789:\]^wxy{|}~ɷɷqfjJ9h.2U'j8h7wh.2>*B*UphjT8h.2Ujh7wh.20JU*'j7h7wh.2>*B*Uphh.2h7wh.20Jh.25CJaJjh7wh.20JU h~jh.2U*j^7h.2U   h.2jh.2U(,-.012345PQRSwxy齳{齳pj6;h.2U'j:h7wh.2>*B*Uphh.25CJaJ   h~jh.2U*j@:h.2Ujh.2U       h.2jh7wh.20JU*'j9h7wh.2>*B*Uphh.2h7wh.20Jjh7wh.20JU$
2ιĜrirO;r'jh7wh.20JUmHnHu*2j<h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHuh.25CJaJjh7wh.20JU    h~jh.2U*j,<h.2Ujh.2U	h.2h7wh.20Jjh7wh.20JU*'j;h7wh.2>*B*Uph234MNOQRSTUVqrstĹ榙hTCĹ榙 j>h.2UmHnHu'jh7wh.20JUmHnHu*2j=h7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHuh.2CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* j"=h.2UmHnHujh.2UmHnHuh.2mHnHu789:OPQjklnopqrs齳{齳pj@h.2U'j?h7wh.2>*B*Uphh.25CJaJ  h~jh.2U*j?h.2Ujh.2U       h.2jh7wh.20JU*'j>h7wh.2>*B*Uphh.2h7wh.20Jjh7wh.20JU$ιĜrirO;r'jh7wh.20JUmHnHu*2juAh7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHuh.25CJaJjh7wh.20JU h~jh.2U*j@h.2Ujh.2U       h.2h7wh.20Jjh7wh.20JU*'j@h7wh.2>*B*Uph     
'()*678QRSUVWXĹ榘gSBĹ榘 jBh.2UmHnHu'jh7wh.20JUmHnHu*2jkBh7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHuh.25;aJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* jAh.2UmHnHujh.2UmHnHuh.2mHnHuXYZuvwx߼ߝ}laR82jWDh7wh.2>*B*UmHnHphuh.2:CJaJmHnHuh~mHnHu jh.2UmHnHu* jCh.2UmHnHujh.2UmHnHuh.2mHnHu'jh7wh.20JUmHnHu*2jaCh7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHu        ! 8 9 : S T U W ҲÃtkQ@ jEh.2UmHnHu2jMEh7wh.2>*B*UmHnHphuh.2mHnHuh.2:CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* jDh.2UmHnHujh.2UmHnHuh.2mHnHuh7wh.20JmHnHu'jh7wh.20JUmHnHu*W X Y Z [       l!!!!""""""M"O"h"i"""######üxmc\üSh~mHnHuh{dhrh{dh5\h{dhOJQJh{dhrOJQJh{dhuOJQJh{dhkh)hh)h)h)h{dh;Quh{dhZ8h{dh^Zh{dhjh{dhUh.2:CJaJmHnHu$jh7wh.20JUmHnHujh.2UmHnHu \ ] j """"i"n"t"""!D!!u!D!s!q!hshhh+s     _$Ifgd~  CEƀpaF!^CEƀpaF""""'Us_s    _$Ifgd~  kdCF$$Ifl44\3j      !7S    
'()*678QRSUVWXĹ榘gSBĹ榘 jBh.2UmHnHu'jh7wh.20JUmHnHu*2jkBh7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHuh.25;aJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* jAh.2UmHnHujh.2UmHnHuh.2mHnHuXYZuvwx߼ߝ}laR82jWDh7wh.2>*B*UmHnHphuh.2:CJaJmHnHuh~mHnHu jh.2UmHnHu* jCh.2UmHnHujh.2UmHnHuh.2mHnHu'jh7wh.20JUmHnHu*2jaCh7wh.2>*B*UmHnHphuh.2mHnHuh7wh.20JmHnHu$jh7wh.20JUmHnHu        ! 8 9 : S T U W ҲÃtkQ@ jEh.2UmHnHu2jMEh7wh.2>*B*UmHnHphuh.2mHnHuh.2:CJaJmHnHu$jh7wh.20JUmHnHuh~mHnHu jh.2UmHnHu* jDh.2UmHnHujh.2UmHnHuh.2mHnHuh7wh.20JmHnHu'jh7wh.20JUmHnHu*W X Y Z [       l!!!!""""""M"O"h"i"""######üxmc\üSh~mHnHuh{dhrh{dh5\h{dhOJQJh{dhrOJQJh{dhuOJQJh{dhkh)hh)h)h)h{dh;Quh{dhZ8h{dh^Zh{dhjh{dhUh.2:CJaJmHnHu$jh7wh.20JUmHnHujh.2UmHnHu \ ] j """"i"n"t"""!D!!u!D!s!q!hshhh+s     _$Ifgd~  CEƀpaF!^CEƀpaF""""'Us_s    _$Ifgd~  kdCF$$Ifl44\3j      !7S    
t(&&&&04
t(&&&&04
l`
l`
af4p(&&&&"""""{s+s'9skdG$$Ifl\3j    !7S    (04
af4p(&&&&"""""{s+s'9skdG$$Ifl\3j    !7S    (04
l`
l`
ap(      _$Ifgd~  """""_s{s+s'9kdI$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  """""_s{s+s'9kdI$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  """""s_s{s+s        _$Ifgd~  """"#09's'_s'{s      _$Ifgd~  kdFJ$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  """""s_s{s+s        _$Ifgd~  """"#09's'_s'{s      _$Ifgd~  kdFJ$$Ifl\3j       !7S    (04
l`
l`
ap(# #!#,#.#+s'9s_skdxK$$Ifl\3j       !7S    (04
ap(# #!#,#.#+s'9s_skdxK$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  .#4#T#U#a#{s+s'9skdL$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  .#4#T#U#a#{s+s'9skdL$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  a#c#i###_s{s+s'9kdM$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  a#c#i###_s{s+s'9kdM$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  #####s_s{s+s        _$Ifgd~  #####09.!.,!*#kdO$$Ifl\3j     !7S    (04
ap(      _$Ifgd~  #####s_s{s+s        _$Ifgd~  #####09.!.,!*#kdO$$Ifl\3j     !7S    (04
l`
l`
ap(#######"$#$G$H$V$\$]$h$j$t$u$w$x$}$~$$$$$$$$$$$$$$$$$$$$$%%%%+%-%<%=%>%?%E%F%u%w%%%%%%%%%&C&&οοθθθθθθθθθθθθθθθθθθθθθθθθαh{dh4c,h{dhyUh{dh<\Yh{dhr=h{dhi-\h{dhi-h{dh5\h{dhrh{dhh{dhujh{dhUB##$$$"$!s+s     _$Ifgd~  "$#$-$/$'Us_s    _$Ifgd~  kd@P$$Ifl44\3j      !7S    
ap(#######"$#$G$H$V$\$]$h$j$t$u$w$x$}$~$$$$$$$$$$$$$$$$$$$$$%%%%+%-%<%=%>%?%E%F%u%w%%%%%%%%%&C&&οοθθθθθθθθθθθθθθθθθθθθθθθθαh{dh4c,h{dhyUh{dh<\Yh{dhr=h{dhi-\h{dhi-h{dh5\h{dhrh{dhh{dhujh{dhUB##$$$"$!s+s     _$Ifgd~  "$#$-$/$'Us_s    _$Ifgd~  kd@P$$Ifl44\3j      !7S    
t(&&&&04
t(&&&&04
l`
l`
af4p(&&&&/$5$G$H$S${s+s'9skdQ$$Ifl\3j    !7S    (04
af4p(&&&&/$5$G$H$S${s+s'9skdQ$$Ifl\3j    !7S    (04
l`
l`
ap(      _$Ifgd~  S$V$]$i$j$_s{s+s'9kd        S$$Ifl\3j        !7S    (04
ap(      _$Ifgd~  S$V$]$i$j$_s{s+s'9kd        S$$Ifl\3j        !7S    (04
l`
l`
ap(      _$Ifgd~  j$u$x$~$$s_s{s+s        _$Ifgd~  $$$$$09's'_s'{s      _$Ifgd~  kd;T$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  j$u$x$~$$s_s{s+s        _$Ifgd~  $$$$$09's'_s'{s      _$Ifgd~  kd;T$$Ifl\3j       !7S    (04
l`
l`
ap($$$$$+s'9s_skdmU$$Ifl\3j       !7S    (04
ap($$$$$+s'9s_skdmU$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  $$$$${s+s'9skdV$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  $$$$${s+s'9skdV$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  $%%,%-%_s{s+s'9kdW$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  $%%,%-%_s{s+s'9kdW$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  -%=%?%F%v%s_s{s+s        _$Ifgd~  v%w%%%%09's'_s'{s      _$Ifgd~  kdY$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  -%=%?%F%v%s_s{s+s        _$Ifgd~  v%w%%%%09's'_s'{s      _$Ifgd~  kdY$$Ifl\3j       !7S    (04
l`
l`
ap(%%%%%+s'9s_skd5Z$$Ifl\3j       !7S    (04
ap(%%%%%+s'9s_skd5Z$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  %%%%%{s+s'9skdg[$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  %%%%%{s+s'9skdg[$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  %%%C&D&_s{s+s'lkd\$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  %%%C&D&_s{s+s'lkd\$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  D&N&P&V&}&s_s{s+s        _$Ifgd~  }&~&&&&09's'_s'{s      _$Ifgd~  kd]$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  D&N&P&V&}&s_s{s+s        _$Ifgd~  }&~&&&&09's'_s'{s      _$Ifgd~  kd]$$Ifl\3j       !7S    (04
l`
l`
ap(&&&&+s'9%!.#kd^$$Ifl\3j       !7S    (04
ap(&&&&+s'9%!.#kd^$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  &&&&&&&&&&'''!'&'''1'5'7'?'B'G'X'`'c'h'i'~''''''''''''''''((#((()(3(7(Q(S([(_(e(f(p((((((((((((((((()9)h{dh4c,h{dh3h{dh5\h{dhyUh~mHnHujh{dhUh{dhh{dhyU\J&&&&&&    ''!!!s+s     _$Ifgd~  '''!''Us_s        _$Ifgd~  kd/`$$Ifl44\3j      !7S    
ap(      _$Ifgd~  &&&&&&&&&&'''!'&'''1'5'7'?'B'G'X'`'c'h'i'~''''''''''''''''((#((()(3(7(Q(S([(_(e(f(p((((((((((((((((()9)h{dh4c,h{dh3h{dh5\h{dhyUh~mHnHujh{dhUh{dhh{dhyU\J&&&&&&    ''!!!s+s     _$Ifgd~  '''!''Us_s        _$Ifgd~  kd/`$$Ifl44\3j      !7S    
t(&&&&04
t(&&&&04
l`
l`
af4p(&&&&!'''6'7'@'{s+s'9skda$$Ifl\3j    !7S    (04
af4p(&&&&!'''6'7'@'{s+s'9skda$$Ifl\3j    !7S    (04
l`
l`
ap(      _$Ifgd~  @'B'H'W'X'_s{s+s'9kdb$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  @'B'H'W'X'_s{s+s'9kdb$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  X'a'c'i''s_s{s        _$Ifgd~  '''''0's'_s'{s      _$Ifgd~  kd*d$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  X'a'c'i''s_s{s        _$Ifgd~  '''''0's'_s'{s      _$Ifgd~  kd*d$$Ifl\3j       !7S    (04
l`
l`
ap('''''+s'9s_skd\e$$Ifl\3j       !7S    (04
ap('''''+s'9s_skd\e$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  ''(( ({s+s'lskdf$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  ''(( ({s+s'lskdf$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~   (#()(R(S(_s{s+s'9kdg$$Ifl\3j       !7S    (04
ap(      _$Ifgd~   (#()(R(S(_s{s+s'9kdg$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  S(\(_(f((s_s{s+s        _$Ifgd~  (((((09's'_s'{s      _$Ifgd~  kdh$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  S(\(_(f((s_s{s+s        _$Ifgd~  (((((09's'_s'{s      _$Ifgd~  kdh$$Ifl\3j       !7S    (04
l`
l`
ap((((((+s'ls_skd$j$$Ifl\3j       !7S    (04
ap((((((+s'ls_skd$j$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  ((8)9)B){s+s'lskdVk$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  ((8)9)B){s+s'lskdVk$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  9)A)D)J)K)U)x)************+8+D+++++%,&,',+,/,h,i,m,t,u,z,},,,,,,,,,,,,,,򿶿򨡨h{dhNh{dh5\h{dh5CJ h{dhch{dhh{dh\!h~mHnHujh{dhUh{dh"o{B*phh{dhjh{dh"o{\h{dh"o{h{dh4c,h{dhh{dh32B)D)K)w)x)_s{s+s'9kdl$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  9)A)D)J)K)U)x)************+8+D+++++%,&,',+,/,h,i,m,t,u,z,},,,,,,,,,,,,,,򿶿򨡨h{dhNh{dh5\h{dh5CJ h{dhch{dhh{dh\!h~mHnHujh{dhUh{dh"o{B*phh{dhjh{dh"o{\h{dh"o{h{dh4c,h{dhh{dh32B)D)K)w)x)_s{s+s'9kdl$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  x)))))s_s{s+s        _$Ifgd~  )))))0l's'_s'{s      _$Ifgd~  kdm$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  x)))))s_s{s+s        _$Ifgd~  )))))0l's'_s'{s      _$Ifgd~  kdm$$Ifl\3j       !7S    (04
l`
l`
ap()1*2*;*=*+s'ls_skdn$$Ifl\3j       !7S    (04
ap()1*2*;*=*+s'ls_skdn$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  =*D****{s+s'lskdp$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  =*D****{s+s'lskdp$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  *****_s{s+s'9kdPq$$Ifl\3j       !7S    (04
ap(      _$Ifgd~  *****_s{s+s'9kdPq$$Ifl\3j       !7S    (04
l`
l`
ap(      _$Ifgd~  ****+++&,',>,?,D,M,T,\,h,i,p,t,v,!.!!D!!!!!!!ss
ap(      _$Ifgd~  ****+++&,',>,?,D,M,T,\,h,i,p,t,v,!.!!D!!!!!!!ss
s{s_sFf?t _$Ifgd~  ^CEƀpaF#v,z,,ss  _$Ifgd~  ,,9kd*v$$IflrO
s{s_sFf?t _$Ifgd~  ^CEƀpaF#v,z,,ss  _$Ifgd~  ,,9kd*v$$IflrO
J
9!hS7        
J
9!hS7        
204
204
l`
l`
ap2,,,,,,s{s_sss      _$Ifgd~  ,,9kdw$$IflrO
ap2,,,,,,s{s_sss      _$Ifgd~  ,,9kdw$$IflrO
J
9!hS7        
J
9!hS7        
204
204
l`
l`
ap2,,,,
ap2,,,,
----$-!v:!v:!!dss     _$Ifgd~  gd;*$a$,,,,,,,,,,,,,        -$-%-&-'-(-4-:-=------------... .7.@.F.G.\.].^._.e.q.~.....üëõÝÝäÙäääääÝh{dh&5CJ\h{dhN\h'Z!h{dhNh{dh&h{dh5\h{dh;*h{dhch{dhh{dhc5CJ\h~5CJ\mHnHujh{dh5CJU\h{dh5CJ\3$-%-)-*-3-J
----$-!v:!v:!!dss     _$Ifgd~  gd;*$a$,,,,,,,,,,,,,        -$-%-&-'-(-4-:-=------------... .7.@.F.G.\.].^._.e.q.~.....üëõÝÝäÙäääääÝh{dh&5CJ\h{dhN\h'Z!h{dhNh{dh&h{dh5\h{dh;*h{dhch{dhh{dhc5CJ\h~5CJ\mHnHujh{dh5CJU\h{dh5CJ\3$-%-)-*-3-J
AdsA`sAs      _$Ifgd~  kdx$$Ifl44nFf!<8^       
AdsA`sAs      _$Ifgd~  kdx$$Ifl44nFf!<8^       
t&&&04
t&&&04
l`
l`
af4p&&&3-4-6-:-b-w--P9GdsG`sGsGsGs     _$Ifgd~  kd?z$$IflFf!<8^        
af4p&&&3-4-6-:-b-w--P9GdsG`sGsGsGs     _$Ifgd~  kd?z$$IflFf!<8^        
t04
t04
l`
l`
ap-------Pʭ       GdsG`sGsGsGs  _$Ifgd~  kdS{$$IflFf!<8^        
ap-------Pʭ       GdsG`sGsGsGs  _$Ifgd~  kdS{$$IflFf!<8^        
t04
t04
l`
l`
ap------?.Pʭ       GdsG`sGsGsGs  _$Ifgd~  kdg|$$IflFf!<8^        
ap------?.Pʭ       GdsG`sGsGsGs  _$Ifgd~  kdg|$$IflFf!<8^        
t04
t04
l`
l`
ap?.@.q.~.....PI!K!v:I!D!I!?D!gdNgdN$a$kdm}$$IflFf!<8^        
ap?.@.q.~.....PI!K!v:I!D!I!?D!gdNgdN$a$kdm}$$IflFf!<8^        
t04
t04
l`
l`
ap................../////:/Q/R/d/n/////////
ap................../////:/Q/R/d/n/////////
0!0"0>0U0V0r0000000000000ǻh{dh;*5CJ\h~5CJ\mHnHujh{dhN5CJU\h{dhN5CJ\h{dhN\h{dhlqh{dh[h{dh;*h{dhN5\h{dhNh{dhch)6.......dss<
0!0"0>0U0V0r0000000000000ǻh{dh;*5CJ\h~5CJ\mHnHujh{dhN5CJU\h{dhN5CJ\h{dhN\h{dhlqh{dh[h{dh;*h{dhN5\h{dhNh{dhch)6.......dss<
ds`skd~$$Ifl44nFf!<8^        
ds`skd~$$Ifl44nFf!<8^        
t&&&04
t&&&04
l`
l`
af4p&&&     _$Ifgd~  ../I/}///0M000ssssssssss        _$Ifgd~  
af4p&&&     _$Ifgd~  ../I/}///0M000ssssssssss        _$Ifgd~  
00001    1KNC C!v:>!>!<!gdN$a$gdNkd$$IflFf!<8^ 
00001    1KNC C!v:>!>!<!gdN$a$gdNkd$$IflFf!<8^ 
t04
t04
l`
l`
ap00000001      1B1E1O1c1e1f1g1i1j1k1z1{122q333 44G4V4j4k4u4444444444444445||||xhPheh6h
ap00000001      1B1E1O1c1e1f1g1i1j1k1z1{122q333 44G4V4j4k4u4444444444444445||||xhPheh6h
11f1g1{12203334H4k4455!D!!!!!!!!}!!!H!H!}!H!
11f1g1{12203334H4k4455!D!!!!!!!!}!!!H!H!}!H!
&FOgd6
&FOgd6
&FOgd?gd]B
&FOgd?gd]B
&FPgd?gd?gd?^CEƀpaF555       5^5`555*6>6F6Q6b6n666666666666666666677777071727D7E7N7O7h7ܾyrh{dh~jhKUjhUhhhDoh~5CJmHnHujhhy5CJUhhy5CJhiZjh
&FPgd?gd?gd?^CEƀpaF555       5^5`555*6>6F6Q6b6n666666666666666666677777071727D7E7N7O7h7ܾyrh{dh~jhKUjhUhhhDoh~5CJmHnHujhhy5CJUhhy5CJhiZjh
&FMgd?gd?gd$a$gd
&FMgd?gd?gd$a$gd
&FQgd]B
&FQgd]B
&FQgd]B
&FQgd]B
&FQgdXgd]Bh7i7j7l7m7777777777778888888I8J8K8L8d8e8f8k8l8~88~n~f[fWfh~jh#,Ujh#,Uh~h~\aJmHnHuh~h~\aJh~h~aJh
&FQgdXgd]Bh7i7j7l7m7777777777778888888I8J8K8L8d8e8f8k8l8~88~n~f[fWfh~jh#,Ujh#,Uh~h~\aJmHnHuh~h~\aJh~h~aJh
&FMgdJ?!9"9)9-9Y9E
&FMgdJ?!9"9)9-9Y9E
<s<s<]s        _$Ifgd~  kdv$$Ifl44nFu1f!t5       
<s<s<]s        _$Ifgd~  kdv$$Ifl44nFu1f!t5       
t&&&0e 4
t&&&0e 4
l`
l`
amf4p&&&Y9Z9a9e99KlBsBsB]s       _$Ifgd~  kd̄$$IflFu1f!t5        
amf4p&&&Y9Z9a9e99KlBsBsB]s       _$Ifgd~  kd̄$$IflFu1f!t5        
t0e 4
t0e 4
l`
l`
amp99999K9BsBsB]s  _$Ifgd~  kd$$IflFu1f!t5        
amp99999K9BsBsB]s  _$Ifgd~  kd$$IflFu1f!t5        
t0e 4
t0e 4
l`
l`
amp99999K9BsBsB]s  _$Ifgd~  kd$$IflFu1f!t5        
amp99999K9BsBsB]s  _$Ifgd~  kd$$IflFu1f!t5        
t0e 4
t0e 4
l`
l`
amp9999:K9BsBsB]s  _$Ifgd~  kd$$IflFu1f!t5        
amp9999:K9BsBsB]s  _$Ifgd~  kd$$IflFu1f!t5        
t0e 4
t0e 4
l`
l`
amp::::::K9BsBsB]s  _$Ifgd~  kd0$$IflFu1f!t5        
amp::::::K9BsBsB]s  _$Ifgd~  kd0$$IflFu1f!t5        
t0e 4
t0e 4
l`
l`
amp::;:B:F:g:K9BsBsB]s  _$Ifgd~  kdI$$IflFu1f!t5        
amp::;:B:F:g:K9BsBsB]s  _$Ifgd~  kdI$$IflFu1f!t5        
t0e 4
t0e 4
l`
l`
ampg:h:o:s::K9BsBsB]s  _$Ifgd~  kdb$$IflFu1f!t5        
ampg:h:o:s::K9BsBsB]s  _$Ifgd~  kdb$$IflFu1f!t5        
t0e 4
t0e 4
l`
l`
amp:::::<K9F!>!v:5!0!gd0
amp:::::<K9F!>!v:5!0!gd0
a
gdh$a$gdgdkd{$$IflFu1f!t5    
a
gdh$a$gdgdkd{$$IflFu1f!t5    
t0e 4
t0e 4
l`
l`
amp:::::::::::;;N;Z;;;<<<<<<<<<<<<%=A=================ijijįįijĨĠĕĠvh~mHnHujhKUh~h{dh~jhKUjh7AUh?h7Ahh?        h0
amp:::::::::::;;N;Z;;;<<<<<<<<<<<<%=A=================ijijįįijĨĠĕĠvh~mHnHujhKUh~h{dh~jhKUjh7AUh?h7Ahh?        h0
a5heh0
a5heh0
ah7Ahhh5CJ\h~5CJ\mHnHuh{dh5CJ\jh{dh5CJU\.<<<f=>  >
ah7Ahhh5CJ\h~5CJ\mHnHuh{dh5CJ\jh{dh5CJU\.<<<f=>  >
>(>_?`??'@@@ AeAB>C^CDDD`EE!!!}!}!!!!!!!}!}!!!!!!!!!}!}
>(>_?`??'@@@ AeAB>C^CDDD`EE!!!}!}!!!!!!!}!}!!!!!!!!!}!}
&FNgd3Ggd3G
&FNgd3Ggd3G
&FNgdUHW
&FNgdUHW
&FNgdgdgdgd7A
&FNgdgdgdgd7A
&FMgd7Agd?==       >
&FMgd7Agd?==       >
>>>>>'>(>i>>>>,?-?F?G?H?J?K?d????????????????@@@@@O@P@e@f@g@k@l@@ѽ뱭뱭~~hPh~jhUjh~Uh{dh~jh~Uh~jh~UhUHWh~mHnHujhUjhUh?h^#eh^#eh{dhhhh7Ajh7AU1@@@@@@@@@@@@@eAArBsBBBBBBBBBBBBBBBBBB=C>C@CCCDCEC]C^CCCC&DcDdD}D~DDDDнȹЧۣИІjh3GUh?h^#eh^#eh{dhh
>>>>>'>(>i>>>>,?-?F?G?H?J?K?d????????????????@@@@@O@P@e@f@g@k@l@@ѽ뱭뱭~~hPh~jhUjh~Uh{dh~jh~Uh~jh~UhUHWh~mHnHujhUjhUh?h^#eh^#eh{dhhhh7Ajh7AU1@@@@@@@@@@@@@eAArBsBBBBBBBBBBBBBBBBBB=C>C@CCCDCEC]C^CCCC&DcDdD}D~DDDDнȹЧۣИІjh3GUh?h^#eh^#eh{dhh
EEE$E%E&E.E/EHEIEJELEMEEEEEEEEEEEEEEEEEEEEEEFGGGGGGGGGGGGGH°jNh3GUh
EEE$E%E&E.E/EHEIEJELEMEEEEEEEEEEEEEEEEEEEEEEFGGGGGGGGGGGGGH°jNh3GUh
Z       !H!H!H!H!!!H!H!!
Z       !H!H!H!H!!!H!H!!
&FQgdG
&FQgdG
&FQgdG
&FQgdG
&FQgdegdK~
&FQgdegdK~
&FNgde
&FNgde
&FNgdK~
&FNgdK~
&FNgdGgdGgdJ?gdgd3GHHH       H
&FNgdGgdGgdJ?gdgd3GHHH       H
H~HHHHHHHHHHHHHHHHHHHHIIIIIIIJJVJJJJJJJJEKyKKOLPLQLRLaLhLiLLLļļļߣjhhJ?5CJUhhJ?5CJjhh6oR5UhhPhehK~h0
H~HHHHHHHHHHHHHHHHHHHHIIIIIIIJJVJJJJJJJJEKyKKOLPLQLRLaLhLiLLLļļļߣjhhJ?5CJUhhJ?5CJjhh6oR5UhhPhehK~h0
ahGhehh{dhJ?hJ?hh3Gh~mHnHujh3GUjɔh3GU5KOLPLSLTLULVLWLXLYLZL[L\L]L^L_L`LaLLLLLLLLLL!}!!!!!!!!!!!!!!!!!!!!!!!gd$a$gdgdG
ahGhehh{dhJ?hJ?hh3Gh~mHnHujh3GUjɔh3GU5KOLPLSLTLULVLWLXLYLZL[L\L]L^L_L`LaLLLLLLLLLL!}!!!!!!!!!!!!!!!!!!!!!!!gd$a$gdgdG
&FQgdK~LLLLLLLLLLLLLLLLLLLLLLLMMMM$MMMMNNN NOOOOOP'P3P5PtPvPPQRR(R6R@R`RvR»·¤¤¤hPhv1hPh6oRhPh6oRh~       hehh{dhK~hK~hhh
hv15CJhhK~5CJhhJ?5CJjhhJ?5CJU*h~5CJmHnHu*6LLLLMMMMN N*O=OROO(P)PtPPPPPbQQ!!!!!H!H!!!!!H!H!H!}!!!H!H!H!!!
&FQgdK~LLLLLLLLLLLLLLLLLLLLLLLMMMM$MMMMNNN NOOOOOP'P3P5PtPvPPQRR(R6R@R`RvR»·¤¤¤hPhv1hPh6oRhPh6oRh~       hehh{dhK~hK~hhh
hv15CJhhK~5CJhhJ?5CJjhhJ?5CJU*h~5CJmHnHu*6LLLLMMMMN N*O=OROO(P)PtPPPPPbQQ!!!!!H!H!!!!!H!H!H!}!!!H!H!H!!!
&FQgdv1
&FQgdv1
&FQgdv1
&FQgdv1
&FQgdP
&FQgdP
&FNgdPgdPgdP
&FNgdPgdPgdP
&F[gdgdK~gdK~gdQQuRvRxRyRzR{R|R}R~RRRRRRRRRRRRRRRR!!
&F[gdgdK~gdK~gdQQuRvRxRyRzR{R|R}R~RRRRRRRRRRRRRRRR!!
Z       !!!!!!!!!!!!!!!!!!!!!!$a$gdv1gdK~
Z       !!!!!!!!!!!!!!!!!!!!!!$a$gdv1gdK~
&FQgdP
&FQgdP
&FQgdv1vRwRRRRRRRRRRRRRRRRRRRRR/W0W?WFWGW]W^W_W`WbWzW{W}W~WǷvvf_[hN
hhU5CJjhhhU5CJU*jhhhU5CJUhhhU5CJjh#IUmHnHuhhPhhUhhUhJ?
hv15CJjhhv15CJU*h~5CJmHnHu*jhhv15CJUhhv15CJhPjh0%UmHnHu#RRRRST T?TTTT6UyUUUVWVtV(W)W*W+W,W-W.W/W!!!!H!H!H!}!H!!!H!H!!!!!
&FQgdv1vRwRRRRRRRRRRRRRRRRRRRRR/W0W?WFWGW]W^W_W`WbWzW{W}W~WǷvvf_[hN
hhU5CJjhhhU5CJU*jhhhU5CJUhhhU5CJjh#IUmHnHuhhPhhUhhUhJ?
hv15CJjhhv15CJU*h~5CJmHnHu*jhhv15CJUhhv15CJhPjh0%UmHnHu#RRRRST T?TTTT6UyUUUVWVtV(W)W*W+W,W-W.W/W!!!!H!H!H!}!H!!!H!H!!!!!
Z       !!!!!!!
Z       !!!!!!!
&FQgdhU
&FQgdhU
&FQgdhU
&FQgdhU
&FNgdhUgdhUgdhUgd/W1W2W3W4W5W6W7W8W9W:W;WW?W{W|W}WWnXpX}XX!!!!!!!!!!!!!!!!!!!s]s       _$Ifgdqtgd#Igd#I$a$gdhUgdhU~WWWWWWWWWX6X=XIXMXmXoXpX|X}XXXXXXXXXXXXX+Y,Y-Y.Y:YCY_Y`YaYgYhY}Y~YYYYYYYYYZ鈄h:h<*>hI
5CJ\h~5CJ\mHnHu*jh{dhI
5CJU\h{dhI
5CJ\hI
hI
h{dhI
\h{dhI
5\h{dhI
hNQch=AhI
hqthh{dh#Ih#I4XXXXXcZsZ]sZ]s      _$IfgdNkdD$$Ifl44n05      
&FNgdhUgdhUgdhUgd/W1W2W3W4W5W6W7W8W9W:W;WW?W{W|W}WWnXpX}XX!!!!!!!!!!!!!!!!!!!s]s       _$Ifgdqtgd#Igd#I$a$gdhUgdhU~WWWWWWWWWX6X=XIXMXmXoXpX|X}XXXXXXXXXXXXX+Y,Y-Y.Y:YCY_Y`YaYgYhY}Y~YYYYYYYYYZ鈄h:h<*>hI
5CJ\h~5CJ\mHnHu*jh{dhI
5CJU\h{dhI
5CJ\hI
hI
h{dhI
\h{dhI
5\h{dhI
hNQch=AhI
hqthh{dh#Ih#I4XXXXXcZsZ]sZ]s      _$IfgdNkdD$$Ifl44n05      
t&&04
t&&04
l`
l`
aef4p&&XXXXXi`s`]s`]s     _$IfgdNkd`$$Ifl05       
aef4p&&XXXXXi`s`]s`]s     _$IfgdNkd`$$Ifl05       
t04
t04
l`
l`
aepXXX
Y+Yi`s`]s`]s        _$IfgdNkdM$$Ifl05       
aepXXX
Y+Yi`s`]s`]s        _$IfgdNkdM$$Ifl05       
t04
t04
l`
l`
aep+Y,Y.YDY_Yi`s`]s`]s        _$IfgdNkd:$$Ifl05       
aep+Y,Y.YDY_Yi`s`]s`]s        _$IfgdNkd:$$Ifl05       
t04
t04
l`
l`
aep_Y`YaYYY@ZAZ[[\id!\W!W!W!R!W!Rgd<*>gd$a$gdI
gdI
kd'$$Ifl05 
aep_Y`YaYYY@ZAZ[[\id!\W!W!W!R!W!Rgd<*>gd$a$gdI
gdI
kd'$$Ifl05 
t04
t04
l`
l`
aep Z?Z@ZAZMZSZ{[[[[\\*\+\,\-\0\1\2\H\I\R\S\l\m\n\p\q\\\\\\]Q]]]]]m_n____ļļIJԜ|q|j
aep Z?Z@ZAZMZSZ{[[[[\\*\+\,\-\0\1\2\H\I\R\S\l\m\n\p\q\\\\\\]Q]]]]]m_n____ļļIJԜ|q|j
h=AUjh=AUh=Ah
h=AUjh=AUh=Ah
    h:5h
    h:5h
h:hSh~mHnHu*jh<*>Ujh<*>U*h{dh~*    h~*jh<*>Ujh<*>U       h<*>5h
h:hSh~mHnHu*jh<*>Ujh<*>U*h{dh~*    h~*jh<*>Ujh<*>U       h<*>5h
h<*>h:h<*>    h
h<*>h:h<*>    h
5h
5h
h
h
hd+\\]]]^%^>^^^^'_[__i`j`l`n`o`p`q`r`s`t`u`v`w`!!!!!!H!H!H!H!!!H!}!!!!!!!!!!!
hd+\\]]]^%^>^^^^'_[__i`j`l`n`o`p`q`r`s`t`u`v`w`!!!!!!H!H!H!H!!!H!}!!!!!!!!!!!
&FQgd=A
&FQgd=A
&FNgd=Agd=Agdgd<*>___________j`k`l`m`|```````````````````a̼ԸԪԠslhd`YdY`Y`h{dhKhKh#2h,A
h=A5CJjhh=A5CJU*h~5CJmHnHu*jhh=A5CJUhh=A5CJjhaAaZawaaaaaaaaaaaaaaa"b#b9b:bBbCbSbTbUbybzbbbbbbbbbbbbccc%c&c
&FNgd=Agd=Agdgd<*>___________j`k`l`m`|```````````````````a̼ԸԪԠslhd`YdY`Y`h{dhKhKh#2h,A
h=A5CJjhh=A5CJU*h~5CJmHnHu*jhh=A5CJUhh=A5CJjhaAaZawaaaaaaaaaaaaaaa"b#b9b:bBbCbSbTbUbybzbbbbbbbbbbbbccc%c&c
ddh{dhNyhNyhr<h{dh~h{dhhFXh{dhr<h~h{dhKh hKh|Jbbbcc&c=cWcXc|ccccccdddd!d"d;eJeeeexxxxxxxxxxxxx!!!!!!}!H!
ddh{dhNyhNyhr<h{dh~h{dhhFXh{dhr<h~h{dhKh hKh|Jbbbcc&c=cWcXc|ccccccdddd!d"d;eJeeeexxxxxxxxxxxxx!!!!!!}!H!
&FNgdNygdNygdNy,gdr<gdr<,dd d!d"d*dHd[dddddddeeeeeeeefffff fDfEftfff>g@gEgFghhhiiiHiIiPiiiiiiiiiii    j
&FNgdNygdNygdNy,gdr<gdr<,dd d!d"d*dHd[dddddddeeeeeeeefffff fDfEftfff>g@gEgFghhhiiiHiIiPiiiiiiiiiii    j
jnkpkkƿޠh[3hLH*h)h   h)h)h)       h)5h{dhFhFh[3h[3H*h[3h<huehLhPhLh7hHh{dhNyhNyh)
jnkpkkƿޠh[3hLH*h)h   h)h)h)       h)5h{dhFhFh[3h[3H*h[3h<huehLhPhLh7hHh{dhNyhNyh)
jjJjsjk_mmmmmnn!!!!H!
jjJjsjk_mmmmmnn!!!!H!
Z       !_!!!!!!!H!!_!}!!!!!gd)
Z       !_!!!!!!!H!!_!}!!!!!gd)
&FagdLgdL^`gdFgdr<gdF
&FagdLgdL^`gdFgdr<gdF
&Fagd<gdNygdLkkkkmm_mmmmmnSnnnnnnnnnnnnnnooopppp	qqEqFqPqQqqqqqq        rr7rhrjrrrrrrrrrrsss&s/ssh.2hrh_Qh+^qh\h{dhhhhh#2h{dh
&Fagd<gdNygdLkkkkmm_mmmmmnSnnnnnnnnnnnnnnooopppp	qqEqFqPqQqqqqqq        rr7rhrjrrrrrrrrrrsss&s/ssh.2hrh_Qh+^qh\h{dhhhhh#2h{dh
h
h
h{dh^ZJh^ZJh)h)h)        h)5hFh7hLhLhLH*@nnnppqq=qQqRqqjrkrrrrrrrHsst!!!!!!!!!!!!H!H!H!H!!!}
h{dh^ZJh^ZJh)h)h)        h)5hFh7hLhLhLH*@nnnppqq=qQqRqqjrkrrrrrrrHsst!!!!!!!!!!!!H!H!H!H!!!}
&Fbgd\
&Fbgd\
&FXgd_Q
&FXgd_Q
&FXgdh
&FXgdh
&FXgd+^qgd+^qgd_Qgd\gdhgd
&FXgd+^qgd+^qgd_Qgd\gdhgd
gd^ZJgd^ZJsstt0t1t2t4t5t6tEtFtWtXtqtrtstutvttttttttttttttu-u.u9u:u=u>ulumuzu{u~uuuuuuuuuuuuuuh{dh x\h{dh x5\h{dh xh+^qh xhrh~mHnHu*j{h\Ujh\U*     h~*h{dh~*jhOUjh\Uh\h?h\8ttttttt!!ss]s   _$Ifgd xgd+^qh^hgdrtttu-uE<s<s<]s _$Ifgd xkd$$Ifl44nF~ 1f!}5        
gd^ZJgd^ZJsstt0t1t2t4t5t6tEtFtWtXtqtrtstutvttttttttttttttu-u.u9u:u=u>ulumuzu{u~uuuuuuuuuuuuuuh{dh x\h{dh x5\h{dh xh+^qh xhrh~mHnHu*j{h\Ujh\U*     h~*h{dh~*jhOUjh\Uh\h?h\8ttttttt!!ss]s   _$Ifgd xgd+^qh^hgdrtttu-uE<s<s<]s _$Ifgd xkd$$Ifl44nF~ 1f!}5        
t&&&0e 4
t&&&0e 4
l`
l`
amf4p&&&-u.u:u>uluKBsBsB]s       _$Ifgd xkdL$$IflF~  1f!}5        
amf4p&&&-u.u:u>uluKBsBsB]s       _$Ifgd xkdL$$IflF~  1f!}5        
t0e 4
t0e 4
l`
l`
amplumu{uuuKBsBsB]s  _$Ifgd xkde$$IflF~  1f!}5        
amplumu{uuuKBsBsB]s  _$Ifgd xkde$$IflF~  1f!}5        
t0e 4
t0e 4
l`
l`
ampuuuuuKBsBsB]s  _$Ifgd xkd~$$IflF~  1f!}5        
ampuuuuuKBsBsB]s  _$Ifgd xkd~$$IflF~  1f!}5        
t0e 4
t0e 4
l`
l`
ampuuuu+vKBsBsB]s  _$Ifgd xkd$$IflF~  1f!}5        
ampuuuu+vKBsBsB]s  _$Ifgd xkd$$IflF~  1f!}5        
t0e 4
t0e 4
l`
l`
ampu+v,v6v7v:v;vjvkvwvxv{v|vvvvvvvvvvvwwww
ampu+v,v6v7v:v;vjvkvwvxv{v|vvvvvvvvvvvwwww
www
www*w+wSw\wwx0x3xHx`xaxvxwxxxᢞujh$0Ujh$0Uh?h9t(h$0h{dh9t(h9t(hwmh+^qh x5CJ\"jh{dh x5CJU\*h~5CJ\mHnHu*jh{dh x5CJU\h{dh x5CJ\h{dh xh{dh x\h x.+v,v7v;vjvKBsBsB]s _$Ifgd xkd$$IflF~  1f!}5        
www
www*w+wSw\wwx0x3xHx`xaxvxwxxxᢞujh$0Ujh$0Uh?h9t(h$0h{dh9t(h9t(hwmh+^qh x5CJ\"jh{dh x5CJU\*h~5CJ\mHnHu*jh{dh x5CJU\h{dh x5CJ\h{dh xh{dh x\h x.+v,v7v;vjvKBsBsB]s _$Ifgd xkd$$IflF~  1f!}5        
t0e 4
t0e 4
l`
l`
ampjvkvxv|vvKBsBsB]s  _$Ifgd xkdɣ$$IflF~  1f!}5        
ampjvkvxv|vvKBsBsB]s  _$Ifgd xkdɣ$$IflF~  1f!}5        
t0e 4
t0e 4
l`
l`
ampvvvwwwKF!>F!9!gd{$a$gd xgd+^qkd$$IflF~   1f!}5        
ampvvvwwwKF!>F!9!gd{$a$gd xgd+^qkd$$IflF~   1f!}5        
t0e 4
t0e 4
l`
l`
ampw+wxxxyHzIzzu{{{}}}k~>+!!!!!!!!!!!!!!}
ampw+wxxxyHzIzzu{{{}}}k~>+!!!!!!!!!!!!!!}
&Fcgd*Cgd*Cgd*Cgd$0
&Fcgd*Cgd*Cgd*Cgd$0
&FNgd9t(gd9t(gd9t(xxzx{x|xxxxxxxxxxxyy,y-y.yCyDyEyHyIyJyKyiyjykysytyyyyyyyyyyyyyy¾™™vjhLvUh%/h~mHnHujlhLvUhLvh9t(h{dh~h~jhLvUjhLvUhLvh9t(h~mHnHu*jvh$0Ujh$0Uh$0jh$0U*	h~*h{dh~*+yyyyyyyz
zzzz0z1z2z4z5zFzIz[zkz{z|z}zzzzzzzzz{{{{{{{{{{{{{||$}%}:};}<}>}?}@}O}P}a}b}ʿʿʿʿʿʻʿʻʴʴʴh{dh~jݨh$0Ujh$0Uh?h$0h{dh9t(h%/h$0h
&FNgd9t(gd9t(gd9t(xxzx{x|xxxxxxxxxxxyy,y-y.yCyDyEyHyIyJyKyiyjykysytyyyyyyyyyyyyyy¾™™vjhLvUh%/h~mHnHujlhLvUhLvh9t(h{dh~h~jhLvUjhLvUhLvh9t(h~mHnHu*jvh$0Ujh$0Uh$0jh$0U*	h~*h{dh~*+yyyyyyyz
zzzz0z1z2z4z5zFzIz[zkz{z|z}zzzzzzzzz{{{{{{{{{{{{{||$}%}:};}<}>}?}@}O}P}a}b}ʿʿʿʿʿʻʿʻʴʴʴh{dh~jݨh$0Ujh$0Uh?h$0h{dh9t(h%/h$0h
~~~~~~/~0~1~9~:~S~T~U~W~X~Y~i~w~}~~~~~~~~~~~~~~~~~~~~ѾɺܬѡѬܝђɋѬhPh~jɪhUUh%/jNhUUhUh9t(h{dh~h~jөhUUjhUUhUh$0h$0h9t(h~mHnHujh$0UjXh$0Uh$04~~~~~"2BCDtdqrv|EaҁӁԁցׁ؁ؾj:h*CUh~h{dh~jh*CUjh*CUh?h*Ch{dh*Ch*Chhh%/h$0h$0h$0h
~~~~~~/~0~1~9~:~S~T~U~W~X~Y~i~w~}~~~~~~~~~~~~~~~~~~~~ѾɺܬѡѬܝђɋѬhPh~jɪhUUh%/jNhUUhUh9t(h{dh~h~jөhUUjhUUhUh$0h$0h9t(h~mHnHujh$0UjXh$0Uh$04~~~~~"2BCDtdqrv|EaҁӁԁցׁ؁ؾj:h*CUh~h{dh~jh*CUjh*CUh?h*Ch{dh*Ch*Chhh%/h$0h$0h$0h
&FNgd*Cgd*C
&FNgd*Cgd*C
&Fcgd*CvwxЄӄFLghijkl2ʇˇZ_ijʿʿʸʸʸʸʱʩʞʩʌΩhUhUjh*CUh{dh~jh*CUjh*CUh?h*Ch{dh*Ch%/h?HQ\]^fg\b0134569:;JKTUlv{LVXcgtһݷh%/hMXhMXh%/h%/h,<h{hlh{dhhhJv
hhh%/h
&Fcgd*CvwxЄӄFLghijkl2ʇˇZ_ijʿʿʸʸʸʸʱʩʞʩʌΩhUhUjh*CUh{dh~jh*CUjh*CUh?h*Ch{dh*Ch%/h?HQ\]^fg\b0134569:;JKTUlv{LVXcgtһݷh%/hMXhMXh%/h%/h,<h{hlh{dhhhJv
hhh%/h
Z       !H!H!H!!!H!H!!!}!!!!!gdh
Z       !H!H!H!!!H!H!!!}!!!!!gdh
&FQgdt
&FQgdt
&FQgdMX
&FQgdMX
&FQgdMX
&FQgdMX
&FNgdMXgdMXgd%/tDPؐ       
&FNgdMXgdMXgd%/tDPؐ       
 !"#%)*./9FJKLMNOP_`’ƒ֒ƓǓȓݓɻؤؤؤ𠙕{jhUUhUhUhUhPhXh#Mh{dhXhX
h5K5CJjhh5K5CJU*h~5CJmHnHu*jhh5K5CJUhh5K5CJjhXUmHnHuh5KhhhthMX-FGHI`R֒ג.!!!!!!!!!!!!!!!!!!H!H!!!!gdX
 !"#%)*./9FJKLMNOP_`’ƒ֒ƓǓȓݓɻؤؤؤ𠙕{jhUUhUhUhUhPhXh#Mh{dhXhX
h5K5CJjhh5K5CJU*h~5CJmHnHu*jhh5K5CJUhh5K5CJjhXUmHnHuh5KhhhthMX-FGHI`R֒ג.!!!!!!!!!!!!!!!!!!H!H!!!!gdX
&F[gdXgdXgdX$a$gd5Kgdh.jm()#w&'r̖+ӗԗ!H!!!!H!H!H!}!!!!!H!H!!!H!!!
&F[gdXgdXgdX$a$gd5Kgdh.jm()#w&'r̖+ӗԗ!H!!!!H!H!H!}!!!!!H!H!!!H!!!
Z       !
Z       !
&FQgd0%
&FQgd0%
&FQgdX
&FQgdX
&FNgd0%
&FNgd0%
&FNgd0%
&FNgd0%
&FNgdXgdXh^hgdX
&FNgdXgdXh^hgdX
&FegdXݓޓߓ!"#%&wy%+pvԗ՗"#'ųũ|unu
h0%5CJ
hX5CJjhhX5CJU*h~5CJmHnHu*jhhX5CJUhhX5CJjhXUmHnHuh0%hXh~mHnHujhUUhUh{dh~h~jhUUjohUU*ԗ֗חؗٗڗۗܗݗޗߗ#$%&'LM!!!!!!!!!!!!!!!!!!!!!!!H
&FegdXݓޓߓ!"#%&wy%+pvԗ՗"#'ųũ|unu
h0%5CJ
hX5CJjhhX5CJU*h~5CJmHnHu*jhhX5CJUhhX5CJjhXUmHnHuh0%hXh~mHnHujhUUhUh{dh~h~jhUUjohUU*ԗ֗חؗٗڗۗܗݗޗߗ#$%&'LM!!!!!!!!!!!!!!!!!!!!!!!H
&FegdLsgdLs^`gdLs$a$gdXgdX')*+,-.7;@LM3478>?@UVWZ[\]uvt27֛ޛJݜĽĽөhhX5CJjhXUmHnHuh.2h~mHnHujhUUh{dh~h~jehUUjhUUhUhUhUhLshUhLshXh#MhPhX2tšCԛ=J!!!!H!H!H!!!}!H!!!H!H!!!
&FegdLsgdLs^`gdLs$a$gdXgdX')*+,-.7;@LM3478>?@UVWZ[\]uvt27֛ޛJݜĽĽөhhX5CJjhXUmHnHuh.2h~mHnHujhUUh{dh~h~jehUUjhUUhUhUhUhLshUhLshXh#MhPhX2tšCԛ=J!!!!H!H!H!!!}!H!!!H!H!!!
Z       !
Z       !
&FQgdLs
&FQgdLs
&FQgdLs
&FQgdLs
&FQgdXgdX
&FQgdXgdX
&FNgdLs
&FNgdLs
&FNgdLs
&FNgdLs
&FNgdXgdLs
&FNgdXgdLs
&FegdLsh^hgdLs       
&FegdLsh^hgdLs       
KLMNn
Ge!!!!!!!!!!!!!!!!!!!!!!gd#Mgd#Mgdh$a$gdXgdX)*+,.6:JKMNRSTUr|RV\`hktw
3;HXrx»緳h{dh~h~j[h#MUjh#MUh.2h{dh#Mh#MhhhX
hLs5CJ
hX5CJjhhX5CJU*h~5CJmHnHu*hhX5CJjhhX5CJU4%&?@ACDǠȠѠҠdfijkl{|ơݡ娡塝jh'Z!Uh{dh?h'Z!h{dh>5h>5h{dh#Mj̶h@HUjQh@HUjh@HUh~mHnHujֵh#MUh#Mh@Hjh#MUh{dh~h~8ef|*+Dnoݦ!!!!}!!!!!!!!!!!gd?gdS;gdUC
KLMNn
Ge!!!!!!!!!!!!!!!!!!!!!!gd#Mgd#Mgdh$a$gdXgdX)*+,.6:JKMNRSTUr|RV\`hktw
3;HXrx»緳h{dh~h~j[h#MUjh#MUh.2h{dh#Mh#MhhhX
hLs5CJ
hX5CJjhhX5CJU*h~5CJmHnHu*hhX5CJjhhX5CJU4%&?@ACDǠȠѠҠdfijkl{|ơݡ娡塝jh'Z!Uh{dh?h'Z!h{dh>5h>5h{dh#Mj̶h@HUjQh@HUjh@HUh~mHnHujֵh#MUh#Mh@Hjh#MUh{dh~h~8ef|*+Dnoݦ!!!!}!!!!!!!!!!!gd?gdS;gdUC
&FgdS;C
&FgdS;C
&Fgd'Z!Cgd'Z!gd?gd>5gd#M*+45NOPRSdpϢӢ	(*ޣߣ"#<=>@Aÿ⨷ηj3hUUjhUUh~j=hUUjhUUhUhS;h{dh?h~mHnHuj·h\Uh{dh~jh'Z!UjGh\Uh'Z!9ĤŤΤϤCkrstuΥҥwxզ֦צ٦ڦ$%:;<=>?@AB]^ÿѸѸѸѸjhUUjhUUj)hUUh{dh?h#Mh{dhS;hS;hS;hS;h~mHnHujhUUhUjhUUh{dh~h~;^gh   ./>n©#A\wxê45JKLSTefopҽҶү˨}vvh{dh~jh{dh&{Ujh{dhlN9Uh^#eh^#eh^#eh{dhlN9h{dhQ      h{dh4gh{dhJRh{dhrEh{dhweh{dh$'h{dhh{dhPmh~mHnHujhUUjhUUhU.O/nênoqs!D!!!!}!H!H!H!H!!!H!}!!.#gd7
&Fgd'Z!Cgd'Z!gd?gd>5gd#M*+45NOPRSdpϢӢ	(*ޣߣ"#<=>@Aÿ⨷ηj3hUUjhUUh~j=hUUjhUUhUhS;h{dh?h~mHnHuj·h\Uh{dh~jh'Z!UjGh\Uh'Z!9ĤŤΤϤCkrstuΥҥwxզ֦צ٦ڦ$%:;<=>?@AB]^ÿѸѸѸѸjhUUjhUUj)hUUh{dh?h#Mh{dhS;hS;hS;hS;h~mHnHujhUUhUjhUUh{dh~h~;^gh   ./>n©#A\wxê45JKLSTefopҽҶү˨}vvh{dh~jh{dh&{Ujh{dhlN9Uh^#eh^#eh^#eh{dhlN9h{dhQ      h{dh4gh{dhJRh{dhrEh{dhweh{dh$'h{dhh{dhPmh~mHnHujhUUjhUUhU.O/nênoqs!D!!!!}!H!H!H!H!!!H!}!!.#gd7
&FKgdlN9gdQ       C
&FKgdlN9gdQ       C
&Fh^hgd^#eCgd'Z!!^CEƀpaFbdnqrvxyOReiŭɭ$|˺ˬ˟˔˔|ununununfbfbnh;h;h;5h{dh"|h{dhPjh{dhU*h~mHnHu*jh{dhUh{dhCJOJQJh{dh8Kh{dh7 jh{dhgBUmHnHuh{dhh.2h{dhlN9h~mHnHujh{dhlN9Ujh{dh&{U$stuvwxz{|}~Ӭɭ!.!.!.!.!!!!!!!!v:!!!!!!!!!!!!gdPgdP#
bgd8K#gd7ɭ#$        89&,Dֵ׵صٵڵ!!H!H!!!!!!!!!!!!!!!!!&
&Fh^hgd^#eCgd'Z!!^CEƀpaFbdnqrvxyOReiŭɭ$|˺ˬ˟˔˔|ununununfbfbnh;h;h;5h{dh"|h{dhPjh{dhU*h~mHnHu*jh{dhUh{dhCJOJQJh{dh8Kh{dh7 jh{dhgBUmHnHuh{dhh.2h{dhlN9h~mHnHujh{dhlN9Ujh{dh&{U$stuvwxz{|}~Ӭɭ!.!.!.!.!!!!!!!!v:!!!!!!!!!!!!gdPgdP#
bgd8K#gd7ɭ#$        89&,Dֵ׵صٵڵ!!H!H!!!!!!!!!!!!!!!!!&
&dPgdPgd"|
&dPgdPgd"|
&FLgd"|gdP$%./HIJLM89gڲ޲%&Y{ӳԳѹxnhh~5CJjhJ?UjhSUhyhSh hNKhPhehXh{dhXhh{dhPh~mHnHujh;Uh;jh;Uh{dh~jh{dh&{Ujh{dhUh{dh++,D;<=IJ_`adnxyԵյֵ׵صٵڵžӠ{tpih{dh_hh{dhhbojthKUh{dh~h~jhKUjhNUhNh{dh{dh{dh{dhch{dh]h{dhPh{dhNKh~mHnHuj|hJ?UhSjhSUh~5CJmHnHu(ڵ۵ &'(+,STUnox}~¶öĶҶµȭؠؠ}}}}}h]h.2CJaJh.2CJaJhJ?jh.20JU*h~0JmHnHu*h.20J^Jjh.2U^J
&FLgd"|gdP$%./HIJLM89gڲ޲%&Y{ӳԳѹxnhh~5CJjhJ?UjhSUhyhSh hNKhPhehXh{dhXhh{dhPh~mHnHujh;Uh;jh;Uh{dh~jh{dh&{Ujh{dhUh{dh++,D;<=IJ_`adnxyԵյֵ׵صٵڵžӠ{tpih{dh_hh{dhhbojthKUh{dh~h~jhKUjhNUhNh{dh{dh{dh{dhch{dh]h{dhPh{dhNKh~mHnHuj|hJ?UhSjhSUh~5CJmHnHu(ڵ۵ &'(+,STUnox}~¶öĶҶµȭؠؠ}}}}}h]h.2CJaJh.2CJaJhJ?jh.20JU*h~0JmHnHu*h.20J^Jjh.2U^J
h.2^Jjh.2U^J
h.2^Jjh.2U^J
h.20Jjh.20JUh.2mHnHujh.2Uh.2jh.2U1()*+öĶҶӶ!v:!v:^-^N^3^3^^^^^"$a$gdXgdX$
a$ҶӶ()67CEFQRwxyķŷɷʷϷշٷڷ޷߷
*+,-=>?MN[\mnopqžh7h.2h7h.2CJOJQJ
h.20Jjh.20JUh.2mHnHujh.2Uh.2jh.2U1()*+öĶҶӶ!v:!v:^-^N^3^3^^^^^"$a$gdXgdX$
a$ҶӶ()67CEFQRwxyķŷɷʷϷշٷڷ޷߷
*+,-=>?MN[\mnopqžh7h.2h7h.2CJOJQJ
h.2CJhh.2h.2B*CJphh]h.2CJaJh.2CJaJh.2K()67EFQRxy÷ķŷɷʷη,^^^#^,^-^`^`^Ixhv:hv:hv:hv:hv:hv:gd$a$gdXηϷзԷշٷڷ޷߷
*+,hv:hv:^^`^`^S^^N^^L^^^'v:gd7$a$gd5K$a$gdXgdX+,-=>?MN[\mnpqĸŸ 
h.2CJhh.2h.2B*CJphh]h.2CJaJh.2CJaJh.2K()67EFQRxy÷ķŷɷʷη,^^^#^,^-^`^`^Ixhv:hv:hv:hv:hv:hv:gd$a$gdXηϷзԷշٷڷ޷߷
*+,hv:hv:^^`^`^S^^N^^L^^^'v:gd7$a$gd5K$a$gdXgdX+,-=>?MN[\mnpqĸŸ 
v:^^IN^,^^^#^,^^^$a$gdG$a$gd5Kgd7$a$gd7qĸŸ 
v:^^IN^,^^^#^,^^^$a$gdG$a$gd5Kgd7$a$gd7qĸŸ 
$%&*+/0ABFGKLPQ]^_behŹƹǹԹչh7h.2OJQJh.2OJQJh7h.2CJOJQJh.2CJOJQJh.2B*CJphh]h.2CJaJh.2h.2CJaJG
$%&*+/0ABFGKLPQ]^_behŹƹǹԹչh7h.2OJQJh.2OJQJh7h.2CJOJQJh.2CJOJQJh.2B*CJphh]h.2CJaJh.2h.2CJaJG
%&*+/0ABFGKLPQ^_ceA^`^`^^^-v:^S^^^v:v:v:v:$a$$a$gd7$a$gd=AgdXgd5K$a$gd5K$a$gdXƹǹԹչ#$23BCv:v:N^^^v:^^^,^v:^v:gd7gdK%+gd7+$a$gd=A$a$gd7$a$"#$023ABCDOPSTUWXY\]mnopstuºƺǺ˺̺кѺ456DEjklrstwxy̿̿̿̿̿̿h7h.2h7h.2CJOJQJh.2CJOJQJh]h.2CJaJh.2CJaJh7h.2OJQJh.2OJQJh.2HCDOPTUXY]^mnoptuºƺ#^Iwv:wv:rv:rv:rwv:,^A^`^`^`^^gd=Agdgd$a$gd$a$gdL0$a$gd=AƺǺ˺̺кѺ56DEklsxy^S^-^,^^J^^,^3^3^A^^
%&*+/0ABFGKLPQ^_ceA^`^`^^^-v:^S^^^v:v:v:v:$a$$a$gd7$a$gd=AgdXgd5K$a$gd5K$a$gdXƹǹԹչ#$23BCv:v:N^^^v:^^^,^v:^v:gd7gdK%+gd7+$a$gd=A$a$gd7$a$"#$023ABCDOPSTUWXY\]mnopstuºƺǺ˺̺кѺ456DEjklrstwxy̿̿̿̿̿̿h7h.2h7h.2CJOJQJh.2CJOJQJh]h.2CJaJh.2CJaJh7h.2OJQJh.2OJQJh.2HCDOPTUXY]^mnoptuºƺ#^Iwv:wv:rv:rv:rwv:,^A^`^`^`^^gd=Agdgd$a$gd$a$gdL0$a$gd=AƺǺ˺̺кѺ56DEklsxy^S^-^,^^J^^,^3^3^A^^
        v:$a$gdgdhU$a$gdhUgd=AĻŻɻʻλϻջ߻
        v:$a$gdgdhU$a$gdhUgd=AĻŻɻʻλϻջ߻
^#^^^S^^`^`^N^^N^^3^3^$a$gdP$a$$a$gdhUgdhUĻŻɻʻλϻ޻߻     
^#^^^S^^`^`^N^^N^^3^3^$a$gdP$a$$a$gdhUgdhUĻŻɻʻλϻ޻߻     
,-;<IJtuüļż     
,-;<IJtuüļż     
!()*012567EFSTXYghuvh]h.2CJaJh.2h.2CJaJ\,-;<IJtuļż
!()*012567EFSTXYghuvh]h.2CJaJh.2h.2CJaJ\,-;<IJtuļż
^^^^,^^^#^,^^^-^`^`^^^gdP$a$gdP")*167EFSTXYghuvɽʽS^^^3^3^^^S^^^,^^^#^gdX$a$gdGgdPɽʽνѽ
^^^^,^^^#^,^^^-^`^`^^^gdP$a$gdP")*167EFSTXYghuvɽʽS^^^3^3^^^S^^^,^^^#^gdX$a$gdGgdPɽʽνѽ

)*./6=>?KLMQR`aop}~
()*ABCDFIJKjh.2U)j2?

)*./6=>?KLMQR`aop}~
()*ABCDFIJKjh.2U)j2?
h.2CJUVmH$nH$sH$tH$jh.2Uh.2h]h.2CJaJh.2CJaJIʽνϽнѽ
h.2CJUVmH$nH$sH$tH$jh.2Uh.2h]h.2CJaJh.2CJaJIʽνϽнѽ

)*./>?ELMQR^,^^^^^^^`^`^^gdP$a$gd2Mgd2M$a$gdGgdGR`aop}~
(^^^^^S^,^,^^^^^^^gd2MgdG$a$gd2M()EFJK]^_tuvz{^v:v:wv:wv:wv:Iwv:wv:wv:wv:$a$gd
Cgd
CgdK%gd2MK\]^_stuvyz{~ȿɿʿտֿ,-:;IJPQRUVWXYZnoph{dh_hh]h.2CJaJh.2CJaJh.2h7h.2h7h.2CJOJQJh.2CJOJQJEɿʿտֿ,-:;IJQVWYZop,^#^^,^^^^^3^3^N^J^-^$a$gdX4   0

)*./>?ELMQR^,^^^^^^^`^`^^gdP$a$gd2Mgd2M$a$gdGgdGR`aop}~
(^^^^^S^,^,^^^^^^^gd2MgdG$a$gd2M()EFJK]^_tuvz{^v:v:wv:wv:wv:Iwv:wv:wv:wv:$a$gd
Cgd
CgdK%gd2MK\]^_stuvyz{~ȿɿʿտֿ,-:;IJPQRUVWXYZnoph{dh_hh]h.2CJaJh.2CJaJh.2h7h.2h7h.2CJOJQJh.2CJOJQJEɿʿտֿ,-:;IJQVWYZop,^#^^,^^^^^3^3^N^J^-^$a$gdX4   0
0&P/R :pFX/ =!"# $%8      0
0&P/R :pFX/ =!"# $%8      0
0&P/R :p       / =!"#   $%P4  0
0&P/R :p       / =!"#   $%P4  0
0&P/R :pFX/ =!"# $%`!sa%
0&P/R :pFX/ =!"# $%`!sa%
Fa
Fa
LpUX       xcdd``ne```ba Vcgc,`~x~Q
LpUX       xcdd``ne```ba Vcgc,`~x~Q
ofrQ~q~Z
ofrQ~q~Z
fx2L$6iXI)$5b,tF0,1$
fx2L$6iXI)$5b,tF0,1$
1i `,B!
1i `,B!
~
~
Ay>_C$FI xHjZFdU`QA&iy$$If!vh5<55T5
Ay>_C$FI xHjZFdU`QA&iy$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl4    
:Vl4    
t(&&&&05<55T5
t(&&&&05<55T5
/
/
////4`
////4`
p(&&&&>$$If!vh5<55T5
p(&&&&>$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
/4`
/4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(0$$If!vh5<55T5
p(0$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
4`
4`
p(>$$If!vh5<55T5
p(>$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
/4`
/4`
p(L$$If!vh5<55T5
p(L$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
//4`
//4`
p(L$$If!vh5<55T5
p(L$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
//4`
//4`
p(L$$If!vh5<55T5
p(L$$If!vh5<55T5
#v<#v#vT#v
#v<#v#vT#v
:Vl       
:Vl       
t(05<55T5
t(05<55T5
//4`
//4`
p({DyK
_Toc67050066{DyK
_Toc67050066{DyK
_Toc67050067{DyK
_Toc67050067{DyK
_Toc67050068{DyK
_Toc67050068{DyK
_Toc67050069{DyK
_Toc67050069{DyK
_Toc67050070{DyK
_Toc67050070{DyK
_Toc67050071{DyK
_Toc67050071{DyK
_Toc67050072{DyK
_Toc67050072{DyK
_Toc67050073{DyK
_Toc67050073{DyK
_Toc67050074{DyK
_Toc67050074{DyK
_Toc67050075{DyK
_Toc67050075{DyK
_Toc67050076{DyK
_Toc67050076{DyK
_Toc67050077{DyK
_Toc67050077{DyK
_Toc67050078{DyK
_Toc67050078{DyK
_Toc67050079{DyK
_Toc67050079{DyK
_Toc67050080{DyK
_Toc67050080{DyK
_Toc67050081{DyK
_Toc67050081{DyK
_Toc67050082{DyK
_Toc67050082{DyK
_Toc67050083{DyK
_Toc67050083{DyK
_Toc67050084{DyK
_Toc67050084{DyK
_Toc67050085{DyK
_Toc67050085{DyK
_Toc67050086{DyK
_Toc67050086{DyK
_Toc67050087{DyK
_Toc67050087{DyK
_Toc67050088{DyK
_Toc67050088{DyK
_Toc67050089{DyK
_Toc67050089{DyK
_Toc67050090{DyK
_Toc67050090{DyK
_Toc67050091{DyK
_Toc67050091{DyK
_Toc67050092{DyK
_Toc67050092{DyK
_Toc67050093{DyK
_Toc67050093{DyK
_Toc67050094{DyK
_Toc67050094{DyK
_Toc67050095{DyK
_Toc67050095{DyK
_Toc67050096{DyK
_Toc67050096{DyK
_Toc67050097{DyK
_Toc67050097{DyK
_Toc67050098{DyK
_Toc67050098{DyK
_Toc67050099{DyK
_Toc67050099{DyK
_Toc67050100{DyK
_Toc67050100{DyK
_Toc67050101{DyK
_Toc67050101{DyK
_Toc67050102{DyK
_Toc67050102{DyK
_Toc67050103{DyK
_Toc67050103{DyK
_Toc67050104{DyK
_Toc67050104{DyK
_Toc67050105{DyK
_Toc67050105{DyK
_Toc67050106{DyK
_Toc67050106{DyK
_Toc67050107{DyK
_Toc67050107{DyK
_Toc67050108{DyK
_Toc67050108{DyK
_Toc67050109{DyK
_Toc67050109{DyK
_Toc67050110{DyK
_Toc67050110$$If!vh5575S5#v#v7#vS#v:Vl44   
p({DyK
_Toc67050066{DyK
_Toc67050066{DyK
_Toc67050067{DyK
_Toc67050067{DyK
_Toc67050068{DyK
_Toc67050068{DyK
_Toc67050069{DyK
_Toc67050069{DyK
_Toc67050070{DyK
_Toc67050070{DyK
_Toc67050071{DyK
_Toc67050071{DyK
_Toc67050072{DyK
_Toc67050072{DyK
_Toc67050073{DyK
_Toc67050073{DyK
_Toc67050074{DyK
_Toc67050074{DyK
_Toc67050075{DyK
_Toc67050075{DyK
_Toc67050076{DyK
_Toc67050076{DyK
_Toc67050077{DyK
_Toc67050077{DyK
_Toc67050078{DyK
_Toc67050078{DyK
_Toc67050079{DyK
_Toc67050079{DyK
_Toc67050080{DyK
_Toc67050080{DyK
_Toc67050081{DyK
_Toc67050081{DyK
_Toc67050082{DyK
_Toc67050082{DyK
_Toc67050083{DyK
_Toc67050083{DyK
_Toc67050084{DyK
_Toc67050084{DyK
_Toc67050085{DyK
_Toc67050085{DyK
_Toc67050086{DyK
_Toc67050086{DyK
_Toc67050087{DyK
_Toc67050087{DyK
_Toc67050088{DyK
_Toc67050088{DyK
_Toc67050089{DyK
_Toc67050089{DyK
_Toc67050090{DyK
_Toc67050090{DyK
_Toc67050091{DyK
_Toc67050091{DyK
_Toc67050092{DyK
_Toc67050092{DyK
_Toc67050093{DyK
_Toc67050093{DyK
_Toc67050094{DyK
_Toc67050094{DyK
_Toc67050095{DyK
_Toc67050095{DyK
_Toc67050096{DyK
_Toc67050096{DyK
_Toc67050097{DyK
_Toc67050097{DyK
_Toc67050098{DyK
_Toc67050098{DyK
_Toc67050099{DyK
_Toc67050099{DyK
_Toc67050100{DyK
_Toc67050100{DyK
_Toc67050101{DyK
_Toc67050101{DyK
_Toc67050102{DyK
_Toc67050102{DyK
_Toc67050103{DyK
_Toc67050103{DyK
_Toc67050104{DyK
_Toc67050104{DyK
_Toc67050105{DyK
_Toc67050105{DyK
_Toc67050106{DyK
_Toc67050106{DyK
_Toc67050107{DyK
_Toc67050107{DyK
_Toc67050108{DyK
_Toc67050108{DyK
_Toc67050109{DyK
_Toc67050109{DyK
_Toc67050110{DyK
_Toc67050110$$If!vh5575S5#v#v7#vS#v:Vl44   
t(&&&&0)v,5575S5/
t(&&&&0)v,5575S5/
////4`
////4`
f4p(&&&&>$$If!vh5575S5#v#v7#vS#v:Vl        (0,5575S5/4`
f4p(&&&&>$$If!vh5575S5#v#v7#vS#v:Vl        (0,5575S5/4`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p($$If!vh5575S5#v#v7#vS#v:Vl44 
p($$If!vh5575S5#v#v7#vS#v:Vl44 
t(&&&&0)v,,5575S5/
t(&&&&0)v,,5575S5/
////4`
////4`
f4p(&&&&0$$If!vh5575S5#v#v7#vS#v:Vl        (0,5575S54`
f4p(&&&&0$$If!vh5575S5#v#v7#vS#v:Vl        (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p($$If!vh5575S5#v#v7#vS#v:Vl44 
p($$If!vh5575S5#v#v7#vS#v:Vl44 
t(&&&&0)v,,5575S5/
t(&&&&0)v,,5575S5/
////4`
////4`
f4p(&&&&0$$If!vh5575S5#v#v7#vS#v:Vl        (0,5575S54`
f4p(&&&&0$$If!vh5575S5#v#v7#vS#v:Vl        (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p(0$$If!vh5575S5#v#v7#vS#v:Vl   (0,5575S54`
p($$If!vh5h5S5755#vh#vS#v7#v#v:Vl44n   
p($$If!vh5h5S5755#vh#vS#v7#v#v:Vl44n   
t2&&&&&0)v,5h5S5755/
t2&&&&&0)v,5h5S5755/
////4`
////4`
f4p2&&&&&kdr$$Ifl44nrO
f4p2&&&&&kdr$$Ifl44nrO
J
9!hS7        
J
9!hS7        
t2&&&&&04
t2&&&&&04
l`
l`
af4p2&&&&&V$$If!vh5h5S5755#vh#vS#v7#v#v:Vl   
af4p2&&&&&V$$If!vh5h5S5755#vh#vS#v7#v#v:Vl   
205h5S57554`
205h5S57554`
p2V$$If!vh5h5S5755#vh#vS#v7#v#v:Vl   
p2V$$If!vh5h5S5755#vh#vS#v7#v#v:Vl   
205h5S57554`
205h5S57554`
p2c$$If!vh5<585^#v<#v8#v^:Vl44n     
p2c$$If!vh5<585^#v<#v8#v^:Vl44n     
t&&&0)v,5<585^/
t&&&0)v,5<585^/
////4`
////4`
f4p&&&$$If!vh5<585^#v<#v8#v^:Vl        
f4p&&&$$If!vh5<585^#v<#v8#v^:Vl        
t05<585^/4`
t05<585^/4`
p$$If!vh5<585^#v<#v8#v^:Vl   
p$$If!vh5<585^#v<#v8#v^:Vl   
t05<585^/4`
t05<585^/4`
p$$If!vh5<585^#v<#v8#v^:Vl   
p$$If!vh5<585^#v<#v8#v^:Vl   
t05<585^4`
t05<585^4`
p$$If!vh5<585^#v<#v8#v^:Vl   
p$$If!vh5<585^#v<#v8#v^:Vl   
t05<585^/4`
t05<585^/4`
pc$$If!vh5<585^#v<#v8#v^:Vl44n 
pc$$If!vh5<585^#v<#v8#v^:Vl44n 
t&&&0)v,5<585^/
t&&&0)v,5<585^/
////4`
////4`
f4p&&&$$If!vh5<585^#v<#v8#v^:Vl        
f4p&&&$$If!vh5<585^#v<#v8#v^:Vl        
t05<585^/4`
t05<585^/4`
pDdLD
pDdLD


3@@"?{DyK
_Ref63228021{DyK
_Ref63228021{DyK
_Ref66710201{DyK
_Ref66710201T$$Ifm!vh5t555#vt#v#v5:Vl44n  
3@@"?{DyK
_Ref63228021{DyK
_Ref63228021{DyK
_Ref66710201{DyK
_Ref66710201T$$Ifm!vh5t555#vt#v#v5:Vl44n  
t&&&0e ,5t555////4`
t&&&0e ,5t555////4`
amf4p&&&$$Ifm!vh5t555#vt#v#v5:Vl   
amf4p&&&$$Ifm!vh5t555#vt#v#v5:Vl   
t0e 5t555/4`
t0e 5t555/4`
amp$$Ifm!vh5t555#vt#v#v5:Vl      
amp$$Ifm!vh5t555#vt#v#v5:Vl      
t0e 5t555/4`
t0e 5t555/4`
amp$$Ifm!vh5t555#vt#v#v5:Vl      
amp$$Ifm!vh5t555#vt#v#v5:Vl      
t0e 5t555/4`
t0e 5t555/4`
amp$$Ifm!vh5t555#vt#v#v5:Vl      
amp$$Ifm!vh5t555#vt#v#v5:Vl      
t0e 5t555/4`
t0e 5t555/4`
amp$$Ifm!vh5t555#vt#v#v5:Vl      
amp$$Ifm!vh5t555#vt#v#v5:Vl      
t0e 5t555/4`
t0e 5t555/4`
amp$$Ifm!vh5t555#vt#v#v5:Vl      
amp$$Ifm!vh5t555#vt#v#v5:Vl      
t0e 5t555/4`
t0e 5t555/4`
amp$$Ifm!vh5t555#vt#v#v5:Vl      
amp$$Ifm!vh5t555#vt#v#v5:Vl      
t0e 5t555/4`
t0e 5t555/4`
amp$$Ifm!vh5t555#vt#v#v5:Vl      
amp$$Ifm!vh5t555#vt#v#v5:Vl      
t0e 5t555/4`
t0e 5t555/4`
amp{DyK
_Ref63237097{DyK
_Ref63237097{DyK
_Ref63237097{DyK
_Ref67050293{DyK
_Ref67050304{DyK
_Ref66768261{DyK
_Ref66768261{DyK
_Ref66775180{DyK
_Ref66775194{DyK
_Ref63237097{DyK
_Ref67050369{DyK
_Ref67050381{DyK
_Ref66768668{DyK
_Ref66768668{DyK
_Ref66775180{DyK
_Ref66775194$$Ife!vh555#v#v5:Vl44n  
amp{DyK
_Ref63237097{DyK
_Ref63237097{DyK
_Ref63237097{DyK
_Ref67050293{DyK
_Ref67050304{DyK
_Ref66768261{DyK
_Ref66768261{DyK
_Ref66775180{DyK
_Ref66775194{DyK
_Ref63237097{DyK
_Ref67050369{DyK
_Ref67050381{DyK
_Ref66768668{DyK
_Ref66768668{DyK
_Ref66775180{DyK
_Ref66775194$$Ife!vh555#v#v5:Vl44n  
t&&0,555///4`
t&&0,555///4`
aef4p&&$$Ife!vh555#v#v5:Vl   
aef4p&&$$Ife!vh555#v#v5:Vl   
t0555/4`
t0555/4`
aep$$Ife!vh555#v#v5:Vl      
aep$$Ife!vh555#v#v5:Vl      
t0555/4`
t0555/4`
aep$$Ife!vh555#v#v5:Vl      
aep$$Ife!vh555#v#v5:Vl      
t0555/4`
t0555/4`
aep$$Ife!vh555#v#v5:Vl      
aep$$Ife!vh555#v#v5:Vl      
t0555/4`
t0555/4`
aep{DyK
_Ref66969966{DyK
_Ref66969966{DyK
_Ref66767365{DyK
_Ref66767373{DyK
_Ref63237097{DyK
_Ref63237097T$$Ifm!vh5}555#v}#v#v5:Vl44n    
aep{DyK
_Ref66969966{DyK
_Ref66969966{DyK
_Ref66767365{DyK
_Ref66767373{DyK
_Ref63237097{DyK
_Ref63237097T$$Ifm!vh5}555#v}#v#v5:Vl44n    
t&&&0e ,5}555////4`
t&&&0e ,5}555////4`
amf4p&&&$$Ifm!vh5}555#v}#v#v5:Vl   
amf4p&&&$$Ifm!vh5}555#v}#v#v5:Vl   
t0e 5}555/4`
t0e 5}555/4`
amp$$Ifm!vh5}555#v}#v#v5:Vl      
amp$$Ifm!vh5}555#v}#v#v5:Vl      
t0e 5}555/4`
t0e 5}555/4`
amp$$Ifm!vh5}555#v}#v#v5:Vl      
amp$$Ifm!vh5}555#v}#v#v5:Vl      
t0e 5}555/4`
t0e 5}555/4`
amp$$Ifm!vh5}555#v}#v#v5:Vl      
amp$$Ifm!vh5}555#v}#v#v5:Vl      
t0e 5}555/4`
t0e 5}555/4`
amp$$Ifm!vh5}555#v}#v#v5:Vl      
amp$$Ifm!vh5}555#v}#v#v5:Vl      
t0e 5}555/4`
t0e 5}555/4`
amp$$Ifm!vh5}555#v}#v#v5:Vl      
amp$$Ifm!vh5}555#v}#v#v5:Vl      
t0e 5}555/4`
t0e 5}555/4`
amp$$Ifm!vh5}555#v}#v#v5:Vl      
amp$$Ifm!vh5}555#v}#v#v5:Vl      
t0e 5}555/4`
t0e 5}555/4`
amp{DyK
_Ref63237097{DyK
_Ref63237097{DyK
_Ref67048924{DyK
_Ref67048924{DyK
_Ref67049187{DyK
_Ref67049187{DyK
_Ref63237097{DyK
_Ref63237097{DyK
_Ref67048924{DyK
_Ref67048924{DyK
_Ref67048987{DyK
_Ref67048987{DyK
_Ref63237097{DyK
_Ref63237097{DyK
_Ref67049087{DyK
_Ref67049104{DyK
_Ref67048924{DyK
_Ref67048924{DyK
_Ref67049187{DyK
_Ref67049187{DyK
_Ref63237097{DyK
_Ref63237097{DyK
_Ref67048750{DyK
_Ref67048756{DyK
_Ref67048924{DyK
_Ref67048924{DyK
_Ref67048987{DyK
_Ref67048987{DyK
_Ref67048750{DyK
_Ref67048756{DyK
_Ref67048750{DyK
_Ref67048756{DyK
_Ref67047744{DyK
_Ref67047744{DyK
_Ref67047818{DyK
_Ref67047818{DyK
_Ref63271995{DyK
_Ref63271998{DyK
_Ref67047744{DyK
_Ref67047744{DyK
_Ref67047818{DyK
_Ref67047818{DyK
_Ref67047744{DyK
_Ref67047744{DyK
_Ref67047818{DyK
_Ref67047818{DyK
_Ref63219195{DyK
_Ref63219195{DyK
_Ref63228021{DyK
_Ref63228021{DyK
_Ref66693848}DyK_Ref513134321{DyK
_Ref63232554{DyK
_Ref63232532Dd       v
amp{DyK
_Ref63237097{DyK
_Ref63237097{DyK
_Ref67048924{DyK
_Ref67048924{DyK
_Ref67049187{DyK
_Ref67049187{DyK
_Ref63237097{DyK
_Ref63237097{DyK
_Ref67048924{DyK
_Ref67048924{DyK
_Ref67048987{DyK
_Ref67048987{DyK
_Ref63237097{DyK
_Ref63237097{DyK
_Ref67049087{DyK
_Ref67049104{DyK
_Ref67048924{DyK
_Ref67048924{DyK
_Ref67049187{DyK
_Ref67049187{DyK
_Ref63237097{DyK
_Ref63237097{DyK
_Ref67048750{DyK
_Ref67048756{DyK
_Ref67048924{DyK
_Ref67048924{DyK
_Ref67048987{DyK
_Ref67048987{DyK
_Ref67048750{DyK
_Ref67048756{DyK
_Ref67048750{DyK
_Ref67048756{DyK
_Ref67047744{DyK
_Ref67047744{DyK
_Ref67047818{DyK
_Ref67047818{DyK
_Ref63271995{DyK
_Ref63271998{DyK
_Ref67047744{DyK
_Ref67047744{DyK
_Ref67047818{DyK
_Ref67047818{DyK
_Ref67047744{DyK
_Ref67047744{DyK
_Ref67047818{DyK
_Ref67047818{DyK
_Ref63219195{DyK
_Ref63219195{DyK
_Ref63228021{DyK
_Ref63228021{DyK
_Ref66693848}DyK_Ref513134321{DyK
_Ref63232554{DyK
_Ref63232532Dd       v


RA2{'A?oc_logo_blackbv
RA2{'A?oc_logo_blackbv
m"b 3nv
m"b 3nv
m"bPNG
m"bPNG



IHDRZPLTE!!!!!)!!))!JJBJJJRJJRRJRRRZRRZZRZZZcZZccZccckcckkckkkskkssksss{ss{{s{{{{{{ƽƽ#nbKGDHcmPPJCmp0712Hs
CIDATx^]
o8۴6\E`\ p[nEqHKҨX@Zzz|I{lC<)ˀlm>gL 1gR*8+u*B^؞

IHDRZPLTE!!!!!)!!))!JJBJJJRJJRRJRRRZRRZZRZZZcZZccZccckcckkckkkskkssksss{ss{{s{{{{{{ƽƽ#nbKGDHcmPPJCmp0712Hs
CIDATx^]
o8۴6\E`\ p[nEqHKҨX@Zzz|I{lC<)ˀlm>gL 1gR*8+u*B^؞
+ RT|R |jMm}8/>O*um=|ne=VR'ziy^+*̨ZNXs΁R~H
+ RT|R |jMm}8/>O*um=|ne=VR'ziy^+*̨ZNXs΁R~H
Էu0lZNFj/]5EQbvUAT[+[A>jd#O4dT{e*2=F<ϧƅa,3υᡃgS鏮>Q燬>>=JQp
Էu0lZNFj/]5EQbvUAT[+[A>jd#O4dT{e*2=F<ϧƅa,3υᡃgS鏮>Q燬>>=JQp
˵ B_W
˵ B_W
⫺#V?9tZsU~<+G:L}|b$ۮ㥟ϗ-jJa8"qq9?3vOYdk;̧,MϧKYɣH#橚)p¨T@'Il8K<ΆM%˨8ΖMHO:j\aU*Ũ,NM^/æ\`S̎
⫺#V?9tZsU~<+G:L}|b$ۮ㥟ϗ-jJa8"qq9?3vOYdk;̧,MϧKYɣH#橚)p¨T@'Il8K<ΆM%˨8ΖMHO:j\aU*Ũ,NM^/æ\`S̎
)ŨB^gM;*3&	z!6Qo`{"8l"5*sMd
f8_/[}:|Y4ZԊ;F8(y8?p8_II+s\Ɖ0X.̨<κ0S_^oz?'Њ44^ix4zn)gup<:e԰;pbo2^PCzxaX}Js	b+zGn4"Sn.c6sk(קlOFA8!sq3A%sŕ8W mgӘmcqiNFmd;mh3V|4
1 :G˳y8l>hس1-m|,8[4,~nц1G}2ߴN)X)hNo9}^><-(Fv|ɐ.^ll]}a%r"u:f%RSɽm}}6+:^z=5*hͽq/ZEy$ؚ
)ŨB^gM;*3&	z!6Qo`{"8l"5*sMd
f8_/[}:|Y4ZԊ;F8(y8?p8_II+s\Ɖ0X.̨<κ0S_^oz?'Њ44^ix4zn)gup<:e԰;pbo2^PCzxaX}Js	b+zGn4"Sn.c6sk(קlOFA8!sq3A%sŕ8W mgӘmcqiNFmd;mh3V|4
1 :G˳y8l>hس1-m|,8[4,~nц1G}2ߴN)X)hNo9}^><-(Fv|ɐ.^ll]}a%r"u:f%RSɽm}}6+:^z=5*hͽq/ZEy$ؚ
*kGs8LlE"#^@s3p
*kGs8LlE"#^@s3p
eTnC-kҌs;/JDWG~>$No^kuM#F6l^<ٙes2H[u{]lW6 	YޓkK3p!I(†q,mWFIm5C#(w3ulL7x-\$6ΏpFf?u@5S2^j4f]hkcGrlz[JC
eTnC-kҌs;/JDWG~>$No^kuM#F6l^<ٙes2H[u{]lW6 	YޓkK3p!I(†q,mWFIm5C#(w3ulL7x-\$6ΏpFf?u@5S2^j4f]hkcGrlz[JC
hԟ0c:Xݼvה    38o7y$i8jf9YAD\†R{_ˡ>lƄvGwyDk>
hԟ0c:Xݼvה    38o7y$i8jf9YAD\†R{_ˡ>lƄvGwyDk>
ھetfq>h+Y}9rvQ;A?^/ⓚ>QbMp~8gb!ΐFܧ?{G6:gʎ6LoA-G-Y3oG+rzxl8suV2DCZUGxΎ|,K-~O2i;
ھetfq>h+Y}9rvQ;A?^/ⓚ>QbMp~8gb!ΐFܧ?{G6:gʎ6LoA-G-Y3oG+rzxl8suV2DCZUGxΎ|,K-~O2i;
wq-w!+)G!ţ׌UL86n-e/ΌFyC#p4Rfoi;$ru,me0_fi;ꜙvlfmF*o@h>^\2#әMdhd8S񨯹/:4J);m(!7&uΔ.h!v6MхRZ9=/9,no8Sooq&}}}0gҎ@-C<g܎BlcIE~5
wq-w!+)G!ţ׌UL86n-e/ΌFyC#p4Rfoi;$ru,me0_fi;ꜙvlfmF*o@h>^\2#әMdhd8S񨯹/:4J);m(!7&uΔ.h!v6MхRZ9=/9,no8Sooq&}}}0gҎ@-C<g܎BlcIE~5
gr̤Ժ|
gr̤Ժ|
'{
pQ`ud=n8sKG\<gwe0gn\ߎL`<ܸ2WgI~("Tgn\kt(=ɏfS
'{
pQ`ud=n8sKG\<gwe0gn\ߎL`<ܸ2WgI~("Tgn\kt(=ɏfS
gFÙ0=JըLAB0EqLYitD'yr$Ǧo1$Lvg^8œ'za;*
sd\JS3g>e3fϋyhG%l{zC:&:|ĻĻWN5?\[l0R]:R/ڽx碂>S*x>iY!PQ=s5W+W>+xx6=ǖ+,p:g]/wXsCp426KNg|j:t$=^ϛ64Ty#n9'E:N,CWa[$Z>UN|6eO
gFÙ0=JըLAB0EqLYitD'yr$Ǧo1$Lvg^8œ'za;*
sd\JS3g>e3fϋyhG%l{zC:&:|ĻĻWN5?\[l0R]:R/ڽx碂>S*x>iY!PQ=s5W+W>+xx6=ǖ+,p:g]/wXsCp426KNg|j:t$=^ϛ64Ty#n9'E:N,CWa[$Z>UN|6eO
4_{GG|0*J";`[\(jv`nYg$tq&M3NZxA)e|Yi6%ko\?ӻt{.Φ9"Lg8#}pR*UD.[*#̸mui mokLI}!}V*Aӟgmq|7KL+1ZWo5谠>嗳Li30Sk1d֚ɲP=c_vVrL]>nƾo>Qbqp5[xr5f$+ذ#.o{w0xŎ3bTREg>|2 [Y|h|IENDB`DyKhttp://www.opencores.org/yK4http://www.opencores.org/DdP"J
4_{GG|0*J";`[\(jv`nYg$tq&M3NZxA)e|Yi6%ko\?ӻt{.Φ9"Lg8#}pR*UD.[*#̸mui mokLI}!}V*Aӟgmq|7KL+1ZWo5谠>嗳Li30Sk1d֚ɲP=c_vVrL]>nƾo>Qbqp5[xr5f$+ذ#.o{w0xŎ3bTREg>|2 [Y|h|IENDB`DyKhttp://www.opencores.org/yK4http://www.opencores.org/DdP"J


CA?"2sa%
CA?"2sa%
Fa3o+`!sa%
Fa3o+`!sa%
Fa
Fa
LpUX       xcdd``ne```ba Vcgc,`~x~Q
LpUX       xcdd``ne```ba Vcgc,`~x~Q
ofrQ~q~Z
ofrQ~q~Z
fx2L$6iXI)$5b,tF0,1$
fx2L$6iXI)$5b,tF0,1$
1i `,B!
1i `,B!
~
~

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~fRoot Entry
 FSw Data

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~fRoot Entry
 FSw Data
R3WordDocumentObjectPool H9w        Sw _1073147954 F H9w  H9w 1TableCompObjhObjInfo
R3WordDocumentObjectPool H9w        Sw _1073147954 F H9w  H9w 1TableCompObjhObjInfo
i0@0Normal_HmH       sH     tH$<A@<Default Paragraph FontZCZBody Text Indent$]^a$mHsHuDD
Footnote Text$a$CJmHsHu @Vl,b$\kenϮ/K@0(  LX*X*X
i0@0Normal_HmH       sH     tH$<A@<Default Paragraph FontZCZBody Text Indent$]^a$mHsHuDD
Footnote Text$a$CJmHsHu @Vl,b$\kenϮ/K@0(  LX*X*X
B
B
S       ?@th[    @UnknownGz Times New Roman5Symbol3&z Arial"hTWFa&!r0+2jeanneigorm
S       ?@th[    @UnknownGz Times New Roman5Symbol3&z Arial"hTWFa&!r0+2jeanneigorm




 FMicrosoft Word Picture
 FMicrosoft Word Picture
MSWordDocWord.Picture.89qOh+'0P        ht
MSWordDocWord.Picture.89qOh+'0P        ht

Debug Support for Bender.#Template for Core's SpecificationsrIgor MohorrgorObjectPool

Debug Support for Bender.#Template for Core's SpecificationsrIgor MohorrgorObjectPool
 H9w         H9w WordDocumentSummaryInformation(      DocumentSummaryInformation87 $bjbjUU 7|7|lBBBBBBBvvvvvvX$ .@BBB
 H9w         H9w WordDocumentSummaryInformation(      DocumentSummaryInformation87 $bjbjUU 7|7|lBBBBBBBvvvvvvX$ .@BBB
BBBB欢vv
BBBB欢vv
(0Xn
(0Xn
nVhBBBB
N N!8"8#]%$^%%Oh+'0T       
nVhBBBB
N N!8"8#]%$^%%Oh+'0T       

(4<DLssjeanneeanNormal.dotigorm.d3orMicrosoft Word 9.0@@WT    @Nج՜.+,0hp
Flextronics

(4<DLssjeanneeanNormal.dotigorm.d3orMicrosoft Word 9.0@@WT    @Nج՜.+,0hp
Flextronics
        Title
        Title
Ay>_C$FI xHjZFdU`QA&i1TableNSummaryInformation(DocumentSummaryInformation8o CompObjjhF@F%/Normal$xa$CJ_HmH      sH     tH     r@r
   Heading 15$$$
Ay>_C$FI xHjZFdU`QA&i1TableNSummaryInformation(DocumentSummaryInformation8o CompObjjhF@F%/Normal$xa$CJ_HmH      sH     tH     r@r
   Heading 15$$$
&F:
f!&d0@&P0a$5CJ`OJQJR@R
       Heading 2$$h@&a$5CJ OJQJd@d     Heading 3$$
f!h@&a$5CJOJQJmHnHuj@j
P   Heading 4.$$
f!0@&^`0a$5CJOJQJR@R     Heading 5$$
f!@&a$6B*CJ phN@N     Heading 6$$
3@&a$6CJ R@R Heading 7$$h@&a$5CJ@OJQJJ@J     Heading 8
<@&6CJOJQJL       @L       Heading 9
 <@&56CJOJQJDA@DDefault Paragraph FontVi@VTable Normal :V44
&F:
f!&d0@&P0a$5CJ`OJQJR@R
       Heading 2$$h@&a$5CJ OJQJd@d     Heading 3$$
f!h@&a$5CJOJQJmHnHuj@j
P   Heading 4.$$
f!0@&^`0a$5CJOJQJR@R     Heading 5$$
f!@&a$6B*CJ phN@N     Heading 6$$
3@&a$6CJ R@R Heading 7$$h@&a$5CJ@OJQJJ@J     Heading 8
<@&6CJOJQJL       @L       Heading 9
 <@&56CJOJQJDA@DDefault Paragraph FontVi@VTable Normal :V44
la(k@(No ListF@F
Header$
!a$CJOJQJD @D
Footer
!CJOJQJ0U@0  Hyperlink>*B*.)@!.Page Number^>@^Title$<a$*CJ`KHOJQJ\_HmHnHsH	tH	uHOHHeadeing 1 Name$a$5CJH@Y@R@Document Map-D OJQJ@V@a@FollowedHyperlink>*B*B@B
TOC 1x-DM
la(k@(No ListF@F
Header$
!a$CJOJQJD @D
Footer
!CJOJQJ0U@0  Hyperlink>*B*.)@!.Page Number^>@^Title$<a$*CJ`KHOJQJ\_HmHnHsH	tH	uHOHHeadeing 1 Name$a$5CJH@Y@R@Document Map-D OJQJ@V@a@FollowedHyperlink>*B*B@B
TOC 1x-DM
5;:@:
TOC 2^:CJJ@JTOC 3dh^5CJmHnHu6@6
TOC 4^CJ.@.
TOC 5
5;:@:
TOC 2^:CJJ@JTOC 3dh^5CJmHnHu6@6
TOC 4^CJ.@.
TOC 5
^.@.
TOC 6
^.@.
TOC 6
^.@.
TOC 7
^.@.
TOC 7
^.@.
TOC 8
^.@.
TOC 8
^.@.
TOC 9
^.@.
TOC 9
^DC@DBody Text Indent
^DC@DBody Text Indent
 h^h6B@6
       Body Text!OJQJRP@"RBody Text 2"$da$6B*CJ$]phD"@DCaption#$xa$5CJOJQJNR@BNBody Text Indent 2$$^a$6Q@R6Body Text 3%CJPS@bPBody Text Indent 3&^`@T@r@
 h^h6B@6
       Body Text!OJQJRP@"RBody Text 2"$da$6B*CJ$]phD"@DCaption#$xa$5CJOJQJNR@BNBody Text Indent 2$$^a$6Q@R6Body Text 3%CJPS@bPBody Text Indent 3&^`@T@r@
Block Text']^PM@PBody Text First Indent
Block Text']^PM@PBody Text First Indent
(`fN@fBody Text First Indent 2)$x^`a$2?@2Closing
(`fN@fBody Text First Indent 2)$x^`a$2?@2Closing
*^8@8Comment Text+CJ$L@$Date,<[@<E-mail Signature-8+@8Endnote Text.CJl$@lEnvelope Address!/@&+D/^@OJQJ^JaJJ%@JEnvelope Return0CJOJQJ^J:@:
Footnote Text1CJ:`@":HTML Address26]Ne@2NHTML Preformatted3CJOJQJ^J:
*^8@8Comment Text+CJ$L@$Date,<[@<E-mail Signature-8+@8Endnote Text.CJl$@lEnvelope Address!/@&+D/^@OJQJ^JaJJ%@JEnvelope Return0CJOJQJ^J:@:
Footnote Text1CJ:`@":HTML Address26]Ne@2NHTML Preformatted3CJOJQJ^J:
@:
Index 14^`:@:
Index 25^`:@:
Index 36^`:
@:
Index 47^`:@:
Index 58^`:@:
Index 69^`:@:
Index 7:^`:@:
Index 8;^`:@:
Index 9<p^p`B!@BB
Index Heading=5OJQJ4/@4List>h^h`82@8List 2?^`83@8List 3@Q^Q`84@8List 4Al^l`85@"8List 5B^`:0@2:
'Z!List Bullet  C
@:
Index 14^`:@:
Index 25^`:@:
Index 36^`:
@:
Index 47^`:@:
Index 58^`:@:
Index 69^`:@:
Index 7:^`:@:
Index 8;^`:@:
Index 9<p^p`B!@BB
Index Heading=5OJQJ4/@4List>h^h`82@8List 2?^`83@8List 3@Q^Q`84@8List 4Al^l`85@"8List 5B^`:0@2:
'Z!List Bullet  C
&FZ>6@B>

List Bullet 2       D
&FZ>6@B>

List Bullet 2       D
&F>7@R>

List Bullet 3       E
&F>7@R>

List Bullet 3       E
&F>8@b>

List Bullet 4       F
&F>8@b>

List Bullet 4       F
&F >9@r>

List Bullet 5       G
&F >9@r>

List Bullet 5       G
&F!BD@B
List ContinueHx^FE@FList Continue 2I6x^6FF@FList Continue 3JQx^QFG@FList Continue 4Klx^lFH@FList Continue 5Lx^:1@:List Number       M
&F!BD@B
List ContinueHx^FE@FList Continue 2I6x^6FF@FList Continue 3JQx^QFG@FList Continue 4Klx^lFH@FList Continue 5Lx^:1@:List Number       M
&F">:@>
List Number 2       N
&F">:@>
List Number 2       N
&F#>;@>
List Number 3        O
&F#>;@>
List Number 3        O
&F$><@>
List Number 4      P
&F$><@>
List Number 4      P
&F%>=@>
List Number 5       Q
&F%>=@>
List Number 5       Q
&F&l-@"l
&F&l-@"l
Macro Text"R
 `       @ 
OJQJ^J_HmH   sH     tH     I@2Message HeadergSn$d%d&d'd-DM
Macro Text"R
 `       @ 
OJQJ^J_HmH   sH     tH     I@2Message HeadergSn$d%d&d'd-DM
NOPQ^n`OJQJ^JaJ8^@B8Normal (Web)TaJ>@R>
Normal Indent
NOPQ^n`OJQJ^JaJ8^@B8Normal (Web)TaJ>@R>
Normal Indent
U^4O@4Note HeadingV@Z@r@
U^4O@4Note HeadingV@Z@r@
Plain TextWCJOJQJ^J0K@0
Plain TextWCJOJQJ^J0K@0
SalutationX6@@6       Signature
SalutationX6@@6       Signature
Y^BJ@BSubtitleZ$<@&a$OJQJT,@TTable of Authorities[^`L#@LTable of Figures\ ^` B.@BTOA Heading]x5OJQJVOVHeading 1 Name^$@&a$5CJHOJQJ>O>
~    Table
Y^BJ@BSubtitleZ$<@&a$OJQJT,@TTable of Authorities[^`L#@LTable of Figures\ ^` B.@BTOA Heading]x5OJQJVOVHeading 1 Name^$@&a$5CJHOJQJ>O>
~    Table
_((CJOJQJ\2O2
Index
`
_((CJOJQJ\2O2
Index
`
&FZOZ
Appendix Namea$a$5CJHOJQJmHnHuHOH
Appendixb
&FZOZ
Appendix Namea$a$5CJHOJQJmHnHuHOH
Appendixb
&F&d0P0.O1.
       Caption 1cB'@ABComment ReferenceCJaJH@RH<$>Balloon TexteCJOJQJ^JaJ>Oa>JRbcode1CJOJQJaJo(pht@stG
&F&d0P0.O1.
       Caption 1cB'@ABComment ReferenceCJaJH@RH<$>Balloon TexteCJOJQJ^JaJ>Oa>JRbcode1CJOJQJaJo(pht@stG
Table Grid7:Vg0g$xa$&5CR`!',27<ARW\_dp'N\lz")7FT$).3Kv{
Table Grid7:Vg0g$xa$&5CR`!',27<ARW\_dp'N\lz")7FT$).3Kv{
',1BETWer'D\mrw| ,13Zhmp#JOTbp        ,     8     G     r                                             

',1BETWer'D\mrw| ,13Zhmp#JOTbp        ,     8     G     r                                             

   
   


%
%
"
"








H
H


U
U














'
'




 
 




K
K




D
D




  
  

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxy{|}~

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxy{|}~




















































}
}


z
z
x
x
v
v
t
t
r
r
q
q
p
p
m
m
l
l
h
h
f
f


c
c
`
`
^
^
[
[
T
T
R
R
P
P
N
N
L
L
J
J
I
I
H
H
E
E
D
D
V
V
@
@
>
>
F   E   D   C   Y
F   E   D   C   Y
<
<
;
;
8
8
            6
            6
3
3
\   [   Y   V   R   T   M   L   G     )-.124689:;=&5CR`!',27<ARW\_dp'N\lz")7FT$).3Kv{
\   [   Y   V   R   T   M   L   G     )-.124689:;=&5CR`!',27<ARW\_dp'N\lz")7FT$).3Kv{
',1BETWer'D\mrw| ,13Zhmp#JOTbp        ,     8     G     r                                                          
',1BETWer'D\mrw| ,13Zhmp#JOTbp        ,     8     G     r                                                          

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~Y\6p1zzzzzzzz      z

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~Y\6p1zzzzzzzz      z
zzz
zzzzzzzzzzzzzzzzzzz z!z"z#z$z%z&z'z(z)z*z+z,z-z.z/z0z1zgf\"$&	)	-/4?;@QDDIJ/O~OTkXXYZ\\af>il      osxf~0J'ODp&yd   :     
zzz
zzzzzzzzzzzzzzzzzzz z!z"z#z$z%z&z'z(z)z*z+z,z-z.z/z0z1zgf\"$&	)	-/4?;@QDDIJ/O~OTkXXYZ\\af>il      osxf~0J'ODp&yd   :     

W !& "!#"#$%%&'(%)*+,-./0      3GHIRabcdefghijklmnopqrstuvwx126?BQRV_b

W !& "!#"#$%%&'(%)*+,-./0      3GHIRabcdefghijklmnopqrstuvwx126?BQRV_b
z{cdhqt#&`aenq'(,58M                  %
z{cdhqt#&`aenq'(,58M                  %
s
s
WV=


J
WV=


J
`#}:c~3Tq
`#}:c~3Tq
XZ\]jint !,.4TUaci"#-/5GHSV]ijux~,-=?FvwCDNPV}~ !'67@BHWXaci    # ) R S \ _ f           8!9!B!D!K!w!x!!!!!!!!!1"2";"="D"""""""""""###&$'$>$?$D$M$T$\$h$i$p$t$v$z$$$$$$$$$$$$
XZ\]jint !,.4TUaci"#-/5GHSV]ijux~,-=?FvwCDNPV}~ !'67@BHWXaci    # ) R S \ _ f           8!9!B!D!K!w!x!!!!!!!!!1"2";"="D"""""""""""###&$'$>$?$D$M$T$\$h$i$p$t$v$z$$$$$$$$$$$$
%%%%$%%%)%*%3%4%6%:%b%w%%%%%%%%%%%%%?&@&q&~&&&&&&&&&&&&'I'}'''(M(((((() )
%%%%$%%%)%*%3%4%6%:%b%w%%%%%%%%%%%%%?&@&q&~&&&&&&&&&&&&'I'}'''(M(((((() )
))f)g){)**0+++,H,k,,-- -`-----...../
/////0000001111!1"1)1-1Y1Z1a1e11111111111112222:2;2B2F2g2h2o2s222222444f56     6
))f)g){)**0+++,H,k,,-- -`-----...../
/////0000001111!1"1)1-1Y1Z1a1e11111111111112222:2;2B2F2g2h2o2s222222444f56     6
6(6_7`77'888 9e9:>;^;<<<`===]>>3@~@@@@eAxAB'BVBBBBECyCCCCODPDSDTDUDVDWDXDYDZD[D\D]D^D_D`DaDDDDDDDDDDDDDEEEEF F*G=GRGG(H)HtHHHHHbIIIuJvJxJyJzJ{J|J}J~JJJJJJJJJJJJJJJJJJJKL L?LLLL6MyMMMNWNtN(O)O*O+O,O-O.O/O1O2O3O4O5O6O7O8O9O:O;OO?O{O|O}OOnPpP}PPPPPPPPPPPP
Q+Q,Q.QDQ_Q`QaQQQ@RARSSTTUUUV%V>VVVV'W[WWiXjXlXnXoXpXqXrXsXtXuXvXwXxXyXzX{X|XXXXXXYYYYYYY#Z:ZTZUZzZZZZZZ[[&[=[W[X[|[[[[[[\\\\!\"\;]J]]]]^^E^l^F_aaIaJaa
6(6_7`77'888 9e9:>;^;<<<`===]>>3@~@@@@eAxAB'BVBBBBECyCCCCODPDSDTDUDVDWDXDYDZD[D\D]D^D_D`DaDDDDDDDDDDDDDEEEEF F*G=GRGG(H)HtHHHHHbIIIuJvJxJyJzJ{J|J}J~JJJJJJJJJJJJJJJJJJJKL L?LLLL6MyMMMNWNtN(O)O*O+O,O-O.O/O1O2O3O4O5O6O7O8O9O:O;OO?O{O|O}OOnPpP}PPPPPPPPPPPP
Q+Q,Q.QDQ_Q`QaQQQ@RARSSTTUUUV%V>VVVV'W[WWiXjXlXnXoXpXqXrXsXtXuXvXwXxXyXzX{X|XXXXXXYYYYYYY#Z:ZTZUZzZZZZZZ[[&[=[W[X[|[[[[[[\\\\!\"\;]J]]]]^^E^l^F_aaIaJaa
bbJbsbc_eeeeeffffhhii=iQiRiijjkjjjjjjjHkklllllllllm-m.m:m>mlmmm{mmmmmmmmmm+n,n7n;njnknxn|nnnnooo+opppqHrIrrusssuuukvwww>xxxxy+z{
{7{/|||o}~d~e~~~X̀̀7؃./Uۆ?$DQFGHI`R֊׊.jm()#w&'r̎+ӏԏ֏׏؏ُڏۏ܏ݏޏߏ#$%&'LMt’Cԓ=J     
bbJbsbc_eeeeeffffhhii=iQiRiijjkjjjjjjjHkklllllllllm-m.m:m>mlmmm{mmmmmmmmmm+n,n7n;njnknxn|nnnnooo+opppqHrIrrusssuuukvwww>xxxxy+z{
{7{/|||o}~d~e~~~X̀̀7؃./Uۆ?$DQFGHI`R֊׊.jm()#w&'r̎+ӏԏ֏׏؏ُڏۏ܏ݏޏߏ#$%&'LMt’Cԓ=J     
KLMNn
Gef|*+DnoݞO/nânoqstuvwxz{|}~Ӥɥ#$     89&,D֭׭ح٭ڭ()*+îĮҮӮ()67EFQRxyïįůɯʯίϯЯԯկٯگޯ߯
*+,-=>?MN[\mnpqİŰ     
KLMNn
Gef|*+DnoݞO/nânoqstuvwxz{|}~Ӥɥ#$     89&,D֭׭ح٭ڭ()*+îĮҮӮ()67EFQRxyïįůɯʯίϯЯԯկٯگޯ߯
*+,-=>?MN[\mnpqİŰ     
%&*+/0ABFGKLPQ^_ceƱDZԱձ#$23BCDOPTUXY]^mnoptu²ƲDz˲̲вѲ56DEklsxyijųɳʳγϳճ߳
%&*+/0ABFGKLPQ^_ceƱDZԱձ#$23BCDOPTUXY]^mnoptu²ƲDz˲̲вѲ56DEklsxyijųɳʳγϳճ߳
,-;<IJtuĴŴ
,-;<IJtuĴŴ
")*167EFSTXYghuvɵʵεϵеѵ
")*167EFSTXYghuvɵʵεϵеѵ

)*./>?ELMQR`aop}~
()EFJK]^_tuvz{ɷʷշַ,-:;IJQVWYZop00000000000Y0Y0x0Y0Gx0x0!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R0R0R0R0R0R_0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R 0Rh0000000000000000000000000000000000000000000000!0: 0^0!0]: 0^000_0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 #0000_0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 #0000_0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 #00: 0^00"0"0"0"0"0'$_0'$ _0'$ _0'$ _0'$ _0'$ 0'$ _0'$ _0'$ _0'$ _0'$ _0'$ 0'$ _0'$ _0'$ _0'$ _0'$ _0'$ 0'$ 0'$0'$0'$0"0$_0$ _0$ _0$ 0$ _0$ _0$ _0$ 0$ _0$ _0$ _0$_0$_0$ 0$ _0$ _0$ _0$_0$_0$ 0$ _0$ _0$ _0$_0$_0$ 0$ 0$0$0$0$0"0&_0& _0& _0& 0& _0& _0& _0&_0&_0&_0&_0&_0&_0&_0&_0&_0& 0& 0&0&0&0&: 0^00

)*./>?ELMQR`aop}~
()EFJK]^_tuvz{ɷʷշַ,-:;IJQVWYZop00000000000Y0Y0x0Y0Gx0x0!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R0R0R0R0R0R_0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R 0Rh0000000000000000000000000000000000000000000000!0: 0^0!0]: 0^000_0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 #0000_0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 #0000_0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 #00: 0^00"0"0"0"0"0'$_0'$ _0'$ _0'$ _0'$ _0'$ 0'$ _0'$ _0'$ _0'$ _0'$ _0'$ 0'$ _0'$ _0'$ _0'$ _0'$ _0'$ 0'$ 0'$0'$0'$0"0$_0$ _0$ _0$ 0$ _0$ _0$ _0$ 0$ _0$ _0$ _0$_0$_0$ 0$ _0$ _0$ _0$_0$_0$ 0$ _0$ _0$ _0$_0$_0$ 0$ 0$0$0$0$0"0&_0& _0& _0& 0& _0& _0& _0&_0&_0&_0&_0&_0&_0&_0&_0&_0& 0& 0&0&0&0&: 0^00
)0
)0
)0
)0
)0g)0g)0g)P 0g)0g)0g)O 0g)O 0g)O 0g)O 0g)0g)0g)0g)Q 0g)Q 0g)Q 0-g)Q 0-g)Q 0-g)Q 0-g)Q 0g)0g)0g)0g)0g)0g)0g)0g)0
)0g)0g)0g)P 0g)0g)0g)O 0g)O 0g)O 0g)O 0g)0g)0g)0g)Q 0g)Q 0g)Q 0-g)Q 0-g)Q 0-g)Q 0-g)Q 0g)0g)0g)0g)0g)0g)0g)0g)0
)0/0/M 0/M 0/M 0/0/0/0/_0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ 0/0/0/0/0/0/M 0/M 0/0/0/(0/0
)0/0/M 0/M 0/M 0/0/0/0/_0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ 0/0/0/0/0/0/M 0/M 0/0/0/(0/0
60
60
60
60
6N 0
6N 0
6N 0
6N 0
60
60
60
60
60
60
60
60
60
60
6(0/0>;0>;0>;N 0>;N 0>;0>;0>;0>;0>;0>;0>;0>;(0/0@N 0@N 0@N 0@N 0@N 0@N 0     @0@0@Q 0@Q 0@Q 0yC@Q 0yC@Q 0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@(0/0D[ 0D[ 0D0D80D0E0EN 0
6(0/0>;0>;0>;N 0>;N 0>;0>;0>;0>;0>;0>;0>;0>;(0/0@N 0@N 0@N 0@N 0@N 0@N 0     @0@0@Q 0@Q 0@Q 0yC@Q 0yC@Q 0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@(0/0D[ 0D[ 0D0D80D0E0EN 0
EN 0EN 0EN 0
E0E0EQ 0EQ 0EQ 0EQ 0HEQ 0HEQ 0HEQ 0HEQ 0     E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E80D0J0JN 0JN 0JN 0JN 0JN 0J0J0JQ 0
EN 0EN 0EN 0
E0E0EQ 0EQ 0EQ 0EQ 0HEQ 0HEQ 0HEQ 0HEQ 0     E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E80D0J0JN 0JN 0JN 0JN 0JN 0J0J0JQ 0
JQ 0JQ 0yMJQ 0yMJQ 0yMJQ 0yMJQ 0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J(0/0}O0}O_0}O _0}O 0}O _0}O _0}O_0}O 0}O _0}O _0}O_0}O 0}O _0}O _0}O_0}O 0}O _0}O _0}O_0}O 0}O 0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}ON 0}ON 0}ON 0}ON 0}O0}O0}OQ 0
}OQ 0}OQ 0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O(0/0X0X0X0X0X0X0X0X0X0X0X0X0X0X,0X,0X0X0X,0X,0X0X0X,0X,0X0X0X,0X,0X0X0X0X0X0X(0/0\0\0\N 0\N 0\0\80\0]0]a 0]a 0]a 0]0]0]0]0]80\0a0aa 0aa 0aa 0aa 0a0a0a0a0a0a(0/0f0f0f0f0f0f0
JQ 0JQ 0yMJQ 0yMJQ 0yMJQ 0yMJQ 0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J(0/0}O0}O_0}O _0}O 0}O _0}O _0}O_0}O 0}O _0}O _0}O_0}O 0}O _0}O _0}O_0}O 0}O _0}O _0}O_0}O 0}O 0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}ON 0}ON 0}ON 0}ON 0}O0}O0}OQ 0
}OQ 0}OQ 0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O(0/0X0X0X0X0X0X0X0X0X0X0X0X0X0X,0X,0X0X0X,0X,0X0X0X,0X,0X0X0X,0X,0X0X0X0X0X0X(0/0\0\0\N 0\N 0\0\80\0]0]a 0]a 0]a 0]0]0]0]0]80\0a0aa 0aa 0aa 0aa 0a0a0a0a0a0a(0/0f0f0f0f0f0f0
)0=i0=i0=i0=i0=iX 0=iX 0=iX 0=iX 0=i0=i0=ib 0=ib 0=i0=i0=i0=i_0=i _0=i _0=i 0=i _0=i _0=i _0=i 0=i _0=i _0=i _0=i 0=i _0=i _0=i _0=i 0=i _0=i _0=i _0=i 0=i _0=i _0=i _0=i 0=i _0=i _0=i _0=i 0=i _0=i _0=i _0=i 0=i 0=i0=i0=i0=i(0=i0o0o0oN 0oN 0o0o0o0o0o(0=i0s0s0sN 0sN 0s0s0s0s0s(0=i0xc 0xc 0xc 0x0x0xN 0xN 0x0x0x0x0x0x(0=i0e~c 0e~c 0e~c 0e~0e~0e~N 0e~N 0 e~0e~0e~0e~0e~0e~(0=i0/0/0/0/0/0/N 0!/N 0"/N 0#/N 0$/N 0%/0/0/Q 0/Q 0/Q 0/Q 0/Q 0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/(0=i0I[ 0I[ 0I0I80I00e 00e 000N 0&N 0'N 0(N 0)N 0wN 0w00Q 0Q 0Q 0Q 0Q 0Q 0Q 0Q 000000000000000000000080I0'0'e 0'0'e 0'0'0'N 0*'N 0+'N 0,'N 0'N 0'N 0-'N 0.'0'0'Q 0'Q 0'Q 0'Q 0'Q 0'0'0'0'0'0'0'0'0'0'0'0'0'0'0'0'0'0'0'0'0'(0=i0N0N0N0N0N0N0N0N(0=i0fZ C0fZ C0fC0fC0fC0f0f0fC0fC0fC0f(0=i!0o!0o0o0o0o: 0^0!0!0Z C0Z C0Z C0Z C0Z C0C000K 0K 000#0#0#0#0#00000000000000000000#0000L 0L 00000000000000000,0,0,0,0,p00000000000@00000000000"00000000000000000000000000000000000+0000000000000000@00000000000000000@000000000000000000000000000000000@00000000000000000+0000000000+0000000000000000000000000000000000000000@0000000000000@0000000000000000000000000000000000000000000000000000000000000000000000000000000000000@00000000@00000000@00000000000000000000000000000p0000000000000000000000000000000000@00@00@00@00@00@00@00@000@00@00@00@0000        3GHIRabcdefghijklmnopqrstuvwx126?BQRV_b
)0=i0=i0=i0=i0=iX 0=iX 0=iX 0=iX 0=i0=i0=ib 0=ib 0=i0=i0=i0=i_0=i _0=i _0=i 0=i _0=i _0=i _0=i 0=i _0=i _0=i _0=i 0=i _0=i _0=i _0=i 0=i _0=i _0=i _0=i 0=i _0=i _0=i _0=i 0=i _0=i _0=i _0=i 0=i _0=i _0=i _0=i 0=i 0=i0=i0=i0=i(0=i0o0o0oN 0oN 0o0o0o0o0o(0=i0s0s0sN 0sN 0s0s0s0s0s(0=i0xc 0xc 0xc 0x0x0xN 0xN 0x0x0x0x0x0x(0=i0e~c 0e~c 0e~c 0e~0e~0e~N 0e~N 0 e~0e~0e~0e~0e~0e~(0=i0/0/0/0/0/0/N 0!/N 0"/N 0#/N 0$/N 0%/0/0/Q 0/Q 0/Q 0/Q 0/Q 0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/0/(0=i0I[ 0I[ 0I0I80I00e 00e 000N 0&N 0'N 0(N 0)N 0wN 0w00Q 0Q 0Q 0Q 0Q 0Q 0Q 0Q 000000000000000000000080I0'0'e 0'0'e 0'0'0'N 0*'N 0+'N 0,'N 0'N 0'N 0-'N 0.'0'0'Q 0'Q 0'Q 0'Q 0'Q 0'0'0'0'0'0'0'0'0'0'0'0'0'0'0'0'0'0'0'0'0'(0=i0N0N0N0N0N0N0N0N(0=i0fZ C0fZ C0fC0fC0fC0f0f0fC0fC0fC0f(0=i!0o!0o0o0o0o: 0^0!0!0Z C0Z C0Z C0Z C0Z C0C000K 0K 000#0#0#0#0#00000000000000000000#0000L 0L 00000000000000000,0,0,0,0,p00000000000@00000000000"00000000000000000000000000000000000+0000000000000000@00000000000000000@000000000000000000000000000000000@00000000000000000+0000000000+0000000000000000000000000000000000000000@0000000000000@0000000000000000000000000000000000000000000000000000000000000000000000000000000000000@00000000@00000000@00000000000000000000000000000p0000000000000000000000000000000000@00@00@00@00@00@00@00@000@00@00@00@0000        3GHIRabcdefghijklmnopqrstuvwx126?BQRV_b
z{cdhqt#&`aenq'(,58\]jint !,.4TUaci"#-/5GHSV]ijux~,-=?FvwCDNPV}~	!'67@BHWXaci    # ) R S \ _ f           8!9!B!D!K!w!x!!!!!!!!!1"2";"="D"""""""""""###&$'$>$?$D$M$T$\$h$i$p$t$v$z$$$$$$$$$$$$
z{cdhqt#&`aenq'(,58\]jint !,.4TUaci"#-/5GHSV]ijux~,-=?FvwCDNPV}~	!'67@BHWXaci    # ) R S \ _ f           8!9!B!D!K!w!x!!!!!!!!!1"2";"="D"""""""""""###&$'$>$?$D$M$T$\$h$i$p$t$v$z$$$$$$$$$$$$
%%%%$%%%)%*%3%4%6%:%b%w%%%%%%%%%%%%%?&@&q&~&&&&&&&&&&&&'I'}'''(M(((((() )
%%%%$%%%)%*%3%4%6%:%b%w%%%%%%%%%%%%%?&@&q&~&&&&&&&&&&&&'I'}'''(M(((((() )
))f)g){)**0+++,H,k,,-- -`-----...../
/////0000001111!1"1)1-1Y1Z1a1e11111111111112222:2;2B2F2g2h2o2s222222444f56     6
))f)g){)**0+++,H,k,,-- -`-----...../
/////0000001111!1"1)1-1Y1Z1a1e11111111111112222:2;2B2F2g2h2o2s222222444f56     6
6(6_7`77'888 9e9:>;^;<<<`===]>>3@~@@@@eAxAB'BVBBBBECyCCCCODPDSDTDUDVDWDXDYDZD[D\D]D^D_D`DaDDDDDDDDDDDDDEEEEF F*G=GRGG(H)HtHHHHHbIIIuJvJxJyJzJ{J|J}J~JJJJJJJJJJJJJJJJJJJKL L?LLLL6MyMMMNWNtN(O)O*O+O,O-O.O/O1O2O3O4O5O6O7O8O9O:O;OO?O{O|O}OOnPpP}PPPPPPPPPPPP
Q+Q,Q.QDQ_Q`QaQQQ@RARSSTTUUUV%V>VVVV'W[WWiXjXlXnXoXpXqXrXsXtXuXvXwXxXyXzX{X|XXXXXXYYYYYYY#Z:ZTZUZzZZZZZZ[[&[=[W[X[|[[[[[[\\\\!\"\;]J]]]]^^E^l^F_aaIaa
6(6_7`77'888 9e9:>;^;<<<`===]>>3@~@@@@eAxAB'BVBBBBECyCCCCODPDSDTDUDVDWDXDYDZD[D\D]D^D_D`DaDDDDDDDDDDDDDEEEEF F*G=GRGG(H)HtHHHHHbIIIuJvJxJyJzJ{J|J}J~JJJJJJJJJJJJJJJJJJJKL L?LLLL6MyMMMNWNtN(O)O*O+O,O-O.O/O1O2O3O4O5O6O7O8O9O:O;OO?O{O|O}OOnPpP}PPPPPPPPPPPP
Q+Q,Q.QDQ_Q`QaQQQ@RARSSTTUUUV%V>VVVV'W[WWiXjXlXnXoXpXqXrXsXtXuXvXwXxXyXzX{X|XXXXXXYYYYYYY#Z:ZTZUZzZZZZZZ[[&[=[W[X[|[[[[[[\\\\!\"\;]J]]]]^^E^l^F_aaIaa
bbJbsbc_eeeeeffffhhii=iQiRiijjkjjjjjjjHkklllllllllm-m.m:m>mlmmm{mmmmmmmmmm+n,n7n;njnknxn|nnnnooo+opppqHrIrrusssuuukvwww>xxxxy+z{
{7{/|||o}~d~e~~~X̀̀7؃./Uۆ?$DQFGHI`R֊׊.jm()#w&'r̎+ӏԏ֏׏؏ُڏۏ܏ݏޏߏ#$%&'LMt’Cԓ=J     
bbJbsbc_eeeeeffffhhii=iQiRiijjkjjjjjjjHkklllllllllm-m.m:m>mlmmm{mmmmmmmmmm+n,n7n;njnknxn|nnnnooo+opppqHrIrrusssuuukvwww>xxxxy+z{
{7{/|||o}~d~e~~~X̀̀7؃./Uۆ?$DQFGHI`R֊׊.jm()#w&'r̎+ӏԏ֏׏؏ُڏۏ܏ݏޏߏ#$%&'LMt’Cԓ=J     
KLMNn
Gef|*+DnoݞO/nânoqstuvwxz{|}~Ӥɥ#$     89&,D֭׭ح٭00000000000Y0Y0z0Y0Gz0z0!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R0R0R0R0R0R_0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R 0Rj0!0
KLMNn
Gef|*+DnoݞO/nânoqstuvwxz{|}~Ӥɥ#$     89&,D֭׭ح٭00000000000Y0Y0z0Y0Gz0z0!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R!0R0R0R0R0R0R_0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R _0R _0R _0R _0R 0R 0Rj0!0
: 0
: 0
^0!0]
^0!0]
: 0
: 0
^000_0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 #0000_0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 #0000_0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 #00
^000_0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 #0000_0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 #0000_0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 _0 _0 _0 _0 0 #00
: 0
: 0
^00"0"0"0"0"0'$_0'$ _0'$ _0'$ _0'$ _0'$ 0'$ _0'$ _0'$ _0'$ _0'$ _0'$ 0'$ _0'$ _0'$ _0'$ _0'$ _0'$ 0'$ 0'$0'$0'$0"0$_0$ _0$ _0$ 0$ _0$ _0$ _0$ 0$ _0$ _0$ _0$_0$_0$ 0$ _0$ _0$ _0$_0$_0$ 0$ _0$ _0$ _0$_0$_0$ 0$ 0$0$0$0$0"0&_0& _0& _0& 0& _0& _0& _0&_0&_0&_0&_0&_0&_0&_0&_0&_0& 0& 0&0&0&0&
^00"0"0"0"0"0'$_0'$ _0'$ _0'$ _0'$ _0'$ 0'$ _0'$ _0'$ _0'$ _0'$ _0'$ 0'$ _0'$ _0'$ _0'$ _0'$ _0'$ 0'$ 0'$0'$0'$0"0$_0$ _0$ _0$ 0$ _0$ _0$ _0$ 0$ _0$ _0$ _0$_0$_0$ 0$ _0$ _0$ _0$_0$_0$ 0$ _0$ _0$ _0$_0$_0$ 0$ 0$0$0$0$0"0&_0& _0& _0& 0& _0& _0& _0&_0&_0&_0&_0&_0&_0&_0&_0&_0& 0& 0&0&0&0&
: 0
: 0
^00
^00
)0
)0
)0
)0
)0g)0g)0g)P 0g)0g)0g)O 0g)O 0g)O 0g)O 0g)0g)0g)0g)Q 0g)Q 0g)Q 0-g)Q 0-g)Q 0-g)Q 0-g)Q 0g)0g)0g)0g)0g)0g)0g)0g)0
)0g)0g)0g)P 0g)0g)0g)O 0g)O 0g)O 0g)O 0g)0g)0g)0g)Q 0g)Q 0g)Q 0-g)Q 0-g)Q 0-g)Q 0-g)Q 0g)0g)0g)0g)0g)0g)0g)0g)0
)@0/0/M 0/M 0/M 0/0/0/0/_0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ 0/0/0/0/0/0/M 0/M 0/0/0/*0/0
)@0/0/M 0/M 0/M 0/0/0/0/_0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ _0/ _0/ _0/ 0/ 0/0/0/0/0/0/M 0/M 0/0/0/*0/0
60
60
60
60
6N 0
6N 0
6N 0
6N 0
60
60
60
60
60
60
60
60
60
60
6*0/0>;0>;0>;N 0>;N 0>;0>;0>;0>;0>;0>;0>;0>;*0/0@N 0@N 0@N 0@N 0@N 0@N 0     @0@0@Q 0@Q 0@Q 0yC@Q 0yC@Q 0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@*0/0D[ 0D[ 0D0D:0D0E0EN 0
6*0/0>;0>;0>;N 0>;N 0>;0>;0>;0>;0>;0>;0>;0>;*0/0@N 0@N 0@N 0@N 0@N 0@N 0     @0@0@Q 0@Q 0@Q 0yC@Q 0yC@Q 0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@*0/0D[ 0D[ 0D0D:0D0E0EN 0
EN 0EN 0EN 0
E0E0EQ 0EQ 0EQ 0EQ 0HEQ 0HEQ 0HEQ 0HEQ 0     E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E:0D0J0JN 0JN 0JN 0JN 0JN 0J0J0JQ 0
EN 0EN 0EN 0
E0E0EQ 0EQ 0EQ 0EQ 0HEQ 0HEQ 0HEQ 0HEQ 0     E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E:0D0J0JN 0JN 0JN 0JN 0JN 0J0J0JQ 0
JQ 0JQ 0yMJQ 0yMJQ 0yMJQ 0yMJQ 0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J*0/0}O0}O_0}O _0}O 0}O _0}O _0}O_0}O 0}O _0}O _0}O_0}O 0}O _0}O _0}O_0}O 0}O _0}O _0}O_0}O 0}O 0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}ON 0}ON 0}ON 0}ON 0}O0}O0}OQ 0
}OQ 0}OQ 0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O*0/0X0X0X0X0X0X0X0X0X0X0X0X0X0X,0X,0X0X0X,0X,0X0X0X,0X,0X0X0X,0X,0X0X0X0X0X0X*0/0\0\0\N 0\N 0\0\:0\0]0]a 0]a 0]a 0]0]0]0]:0\0a0aa 0aa 0aa 0aa 0a0a0a0a0a0a*0/0g0g0g0g0g0g0
JQ 0JQ 0yMJQ 0yMJQ 0yMJQ 0yMJQ 0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J0J*0/0}O0}O_0}O _0}O 0}O _0}O _0}O_0}O 0}O _0}O _0}O_0}O 0}O _0}O _0}O_0}O 0}O _0}O _0}O_0}O 0}O 0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}ON 0}ON 0}ON 0}ON 0}O0}O0}OQ 0
}OQ 0}OQ 0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O0}O*0/0X0X0X0X0X0X0X0X0X0X0X0X0X0X,0X,0X0X0X,0X,0X0X0X,0X,0X0X0X,0X,0X0X0X0X0X0X*0/0\0\0\N 0\N 0\0\:0\0]0]a 0]a 0]a 0]0]0]0]:0\0a0aa 0aa 0aa 0aa 0a0a0a0a0a0a*0/0g0g0g0g0g0g0
)0i0i0i0i0iX 0iX 0iX 0iX 0i0i0ib 0ib 0i0i0i0i_0i _0i _0i 0i _0i _0i _0i 0i _0i _0i _0i 0i _0i _0i _0i 0i _0i _0i _0i 0i _0i _0i _0i 0i _0i _0i _0i 0i _0i _0i _0i 0i 0i0i0i0i*0i0o0o0oN 0oN 0o0o0o0o0o*0i0Jt0Jt0JtN 0JtN 0Jt0Jt0Jt0Jt0Jt*0i0yc 0yc 0yc 0y0y0yN 0yN 0y0y0y0y0y0y*0i0~c 0~c 0~c 0~0~0~N 0~N 0 ~0~0~0~0~0~*0i000000N 0!N 0"N 0#N 0$N 0%00Q 0Q 0Q 0Q 0Q 000000000000000000000000*0i0ɉ[ 0ɉ[ 0ɉ0ɉ:0ɉ0202e 0202e 020202N 0&2N 0'2N 0(2N 0)2N 02N 020202Q 02Q 02Q 0&2Q 0&2Q 02Q 0q2Q 0q2Q 02020202020202020202020202020202020202020202:0ɉ00e 00e 000N 0*N 0+N 0,N 0N 0N 0-N 0.00Q 0Q 0Q 0Q 0Q 000000000000000000000*0i0͕0͕0͕0͕0͕0͕0͕0͕*0i0ٙZ C0ٙZ C0ٙC0ٙC0ٙC0ٙ0ٙ0ٙC0ٙC0ٙC0ٙ*0i!0!0000
)0i0i0i0i0iX 0iX 0iX 0iX 0i0i0ib 0ib 0i0i0i0i_0i _0i _0i 0i _0i _0i _0i 0i _0i _0i _0i 0i _0i _0i _0i 0i _0i _0i _0i 0i _0i _0i _0i 0i _0i _0i _0i 0i _0i _0i _0i 0i 0i0i0i0i*0i0o0o0oN 0oN 0o0o0o0o0o*0i0Jt0Jt0JtN 0JtN 0Jt0Jt0Jt0Jt0Jt*0i0yc 0yc 0yc 0y0y0yN 0yN 0y0y0y0y0y0y*0i0~c 0~c 0~c 0~0~0~N 0~N 0 ~0~0~0~0~0~*0i000000N 0!N 0"N 0#N 0$N 0%00Q 0Q 0Q 0Q 0Q 000000000000000000000000*0i0ɉ[ 0ɉ[ 0ɉ0ɉ:0ɉ0202e 0202e 020202N 0&2N 0'2N 0(2N 0)2N 02N 020202Q 02Q 02Q 0&2Q 0&2Q 02Q 0q2Q 0q2Q 02020202020202020202020202020202020202020202:0ɉ00e 00e 000N 0*N 0+N 0,N 0N 0N 0-N 0.00Q 0Q 0Q 0Q 0Q 000000000000000000000*0i0͕0͕0͕0͕0͕0͕0͕0͕*0i0ٙZ C0ٙZ C0ٙC0ٙC0ٙC0ٙ0ٙ0ٙC0ٙC0ٙC0ٙ*0i!0!0000
: 0
: 0
^0!0!0Z C0Z C0Z C0Z C0Z C0C000K 0K 000#0#0#0#0#00000000000000000000#000606L 06L 06060606060600x0x0x0x0x0x0x0x000000wEPkBwt?D(#z2XW #&9),.05h78:=@DHLvR~WZ_adksuxxyb}~vj<tݓ'^ڵҶqKa
^0!0!0Z C0Z C0Z C0Z C0Z C0C000K 0K 000#0#0#0#0#00000000000000000000#000606L 06L 06060606060600x0x0x0x0x0x0x0x000000wEPkBwt?D(#z2XW #&9),.05h78:=@DHLvR~WZ_adksuxxyb}~vj<tݓ'^ڵҶqKa
 "#$&)+./123589:<@CGJNj
 "#$&)+./123589:<@CGJNj
1BQb{



h#e'8\ """""#.#a####"$/$S$j$$$$$-%v%%%%D&}&&&'!'@'X'''' (S((((B)x)))=***v,,,,,$-3---?...0      158!9Y9999:::g::<EKLQR/WXXX+Y_Y\w`bentt-uluuu+vjvvw+U.ԗesɭη,
1BQb{



h#e'8\ """""#.#a####"$/$S$j$$$$$-%v%%%%D&}&&&'!'@'X'''' (S((((B)x)))=***v,,,,,$-3---?...0      158!9Y9999:::g::<EKLQR/WXXX+Y_Y\w`bentt-uluuu+vjvvw+U.ԗesɭη,
CƺʽR(bdefghijklmnopqrstuvwxyz{|}~ 
!%'(*,-0467;=>?ABDEFHIKLMOPc
CƺʽR(bdefghijklmnopqrstuvwxyz{|}~ 
!%'(*,-0467;=>?ABDEFHIKLMOPc
             *     -     H     J     K     M     l     z                                                            
             *     -     H     J     K     M     l     z                                                            
"
"
#
#
%
%
D
D
S
S
n
n
p
p
q
q
s
s
36QTUWv5PSTVu

7
:
;
=
\
q









36QTUWv5PSTVu

7
:
;
=
\
q









)DGHJi
)DGHJi
)?Z]^` !#B\wz{}478:Y{B]`ac9]x{|~-013Rx3NQRTs9Pknoq
)?Z]^` !#B\wz{}478:Y{B]`ac9]x{|~-013Rx3NQRTs9Pknoq
)7RUVXw 9TWXZ"""$$$F&\&^&(((....../1/D/N/i/l//0I0K0e0k0222555555,7G7J7777788O8f88888r::::::c<~<<<=$=.=I=L=======????@	@hDDDJJJFO]O_OgQ}QQT+THTRTmTpTmWWWWWWXXXl1lElWlrlulnnn`pwppppp-qDqiqsqqqqqrr1r4r$u;uOuau|uuu
)7RUVXw 9TWXZ"""$$$F&\&^&(((....../1/D/N/i/l//0I0K0e0k0222555555,7G7J7777788O8f88888r::::::c<~<<<=$=.=I=L=======????@	@hDDDJJJFO]O_OgQ}QQT+THTRTmTpTmWWWWWWXXXl1lElWlrlulnnn`pwppppp-qDqiqsqqqqqrr1r4r$u;uOuau|uuu
v/v9vTvWvvvvvvvyyyyzzzzzzzz{{{{||[|r|||||jŀȀyہށ 7\f      "Njދ"%?Vu)+%@Cǘј*4ORޛ"=@ĜΜw֞ٞ$;]g4Keo$.ILӫI`x
tX%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%̕tttttt_t%t%%%%%%%%%tttt%t%t%%%%%%%%%%%%%%t%t%t%%%%%%%%t%%% 7AELQzt!X!tt    :(2??b$\kenϮ/K$2$sa%
v/v9vTvWvvvvvvvyyyyzzzzzzzz{{{{||[|r|||||jŀȀyہށ 7\f      "Njދ"%?Vu)+%@Cǘј*4ORޛ"=@ĜΜw֞ٞ$;]g4Keo$.ILӫI`x
tX%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%X%̕tttttt_t%t%%%%%%%%%tttt%t%t%%%%%%%%%%%%%%t%t%t%%%%%%%%t%%% 7AELQzt!X!tt    :(2??b$\kenϮ/K$2$sa%
Fa@3fH 0(    
Fa@3fH 0(    
PZ>P  
PZ>P  

 !"#$%&'()*+,-./01023456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklkmnonpqrstu(    

 !"#$%&'()*+,-./01023456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklkmnonpqrstu(    
, 7(a*
, 7(a*
>  # s"*?`
>  # s"*?`
=  
=  
c$X99?7(a*1@`    /%(
c$X99?7(a*1@`    /%(
W  #l/%;(lh
W  #l/%;(lh
F  
F  
3F     "`/%(.
`B
3F     "`/%(.
`B
A  
A  
c$Dh[%'/(t    /%(
c$Dh[%'/(t    /%(
X  #k#"/%$(&Z
X  #k#"/%$(&Z
Y  
Y  
3Y     /%()
BB
3Y     /%()
BB
Z  
Z  
[%')
[%')
L    S[%=*
L    S[%=*
  S[%=*`
  S[%=*`
V  
V  
CV     l/*
B
CV     l/*
B
?  
?  
l#[%1B
l#[%1B
@  
@  
l#1B
l#1B
B  
B  
l.n
l.n
C  
C  
CC     l"`5,
.
n
CC     l"`5,
.
n
D  
D  
CD     l"`> ,*#.
n
CD     l"`> ,*#.
n
E  
E  
CE     l"`0$,$].
B
CE     l"`0$,$].
B
Q  
Q  
l#,n
l#,n
R  
R  
CR     l"`,],
HB
CR     l"`,],
HB
U  
U  
#l9:*n
#l9:*n
[  
[  
C[     l"`
C[     l"`
"(
H
"(
H
  
  
#l[%6!n
#l[%6!n
G  
G  
CG     k"`$&t
B
CG     k"`$&t
B
I  
I  
kL#i(BB
kL#i(BB
K  
K  
k#L#i(Bn
k#L#i(Bn
L  
L  
CL     k"`   $q8&B
n
CL     k"`   $q8&B
n
M  
M  
CM     k"`]$I&B
`B
CM     k"`]$I&B
`B
J  
J  
c$Dk%(%rB
c$Dk%(%rB
S  
S  
kL#[%i(+`
kL#[%i(+`
T  
T  
CT     kw$O!N&+
`
CT     kw$O!N&+
`
\  
\  
C\     k
C\     k
("=*(
`
("=*(
`
  
  
C     k5S

B
C     k5S

B
  
  
?Z
?Z
  
  
3     S$
B
3     S$
B
  
  
p!"Z
p!"Z
  
  
3             qy!
B
3             qy!
B
  
  
#y!"Z
#y!"Z
  
  
3      y!

3      y!



vlA      ??.!'S`T'S`T"
vlA      ??.!'S`T'S`T"
|@   K?(x.
|@   K?(x.
   l
   l


c$%g L
c$%g L
>$}+;
%l
>$}+;
%l


c$gb#L
c$gb#L
+J
f
+J
f


S2gb
AfI
2|`      a 
S2gb
AfI
2|`      a 
#"
h#t y  

#"
h#t y  

#b#"F`
#b#"F`


Cgy     
#B
`
Cgy     
#B
`


Cgy     #
B
`
Cgy     #
B
`


Cgy     
B
`
Cgy     
B
`


Cgy     
aB
`
Cgy     
aB
`


Cgy     a
B
x
Cgy     a
B
x


0)X?bFa ?
`B
0)X?bFa ?
`B


c$DbFB`B
c$DbFB`B


c$DbFC`B
c$DbFC`B


c$Db@;`B
c$Db@;`B


c$DbZ4ZE`B
c$DbZ4ZE`B


c$DbF=fB
c$DbF=fB


s*Db
fwfOx
s*Db
fwfOx
H
H
0!H)X?b#x.
!Z
0!H)X?b#x.
!Z


3"Q>
"`  7      '
3"Q>
"`  7      '
#"K?(` ](@
#"K?(` ](@
#"7  'N
#"7  'N
b
b
3b]U
3b]U
(@x
(@x
K
K
08K)X?b'
8`
08K)X?b'
8`
D
D
C<Db]P#U
C<Db]P#U

<n    ](@

<n    ](@
#"7    zH
#"7    zH


#]U
#]U
(@<r
(@<r


s*7)X?'<
7Z
s*7)X?'<
7Z


3A]P#U
3A]P#U
<
Ar
<
Ar


s*Y)X?r@!_9
Yr
s*Y)X?r@!_9
Yr


s*I)X?R!}"B
IZ
s*I)X?R!}"B
IZ


3H8
=E
Hr
3H8
=E
Hr


s*G)X?z}C
Gr
s*G)X?z}C
Gr


s*F)X?f}?
F`B
s*F)X?f}?
F`B


c$DT@2`B
c$DT@2`B


c$D{T{@3`B
c$D{T{@3`B


c$Dq5x
c$Dq5x


0E)X?Ar-E
EN
0E)X?Ar-E
EN


3d"#>`
3d"#>`


CCd ;
C`
CCd ;
C`


Cef!B
(n    !#
Cef!B
(n    !#
#"%!+H
#"%!+H


#!j!#6Z
#!j!#6Z


3!6
r
3!6
r


s*)X?^I<
r
s*)X?^I<
r


s*)X?^z=
r
s*)X?^z=
r


s*)X?Ig"9
x
s*)X?Ig"9
x


0)X?Ar5;
H
0)X?Ar5;
H


#"#$5r
#"#$5r


s*)X?^ 
"5
r
s*)X?^ 
"5
r


s*)X?^">$5
r
s*)X?^">$5
r


s*)X? g"
"5
r
s*)X? g"
"5
r


s*)X?zg"7
ZB
s*)X?zg"7
ZB


SD       i# r+3ZB
SD       i# r+3ZB


SD#+8\T  0)(
SD#+8\T  0)(
W
W
#"Z
#"Z
V
V


3V
3V
X#       %z
B
X#       %z
B
2
2


q$_&|n
q$_&|n
3
3


C3
C3
q"`&!)
`B
q"`&!)
`B
4
4


c$Dq&K^(L(t    /%(
c$Dq&K^(L(t    /%(
5
5
#q#"D&:#0)k%Z
#q#"D&:#0)k%Z
6
6


36
36
/%(
BB
/%(
BB
7
7


[%'`
[%'`
8
8


C8
C8
q 
B
q 
B
9
9


q\ _$|B
q\ _$|B
:
:


q_\ |n
q_\ |n
;
;


C;
C;
q"` F$
n
q"` F$
n
<
<


C<
C<
q"`?     K
B
q"`?     K
B
=
=


q_|n
q_|n
>
>


C>
C>
q"`   K
HB
q"`   K
HB
?
?


#qn
#qn
@
@


C@
C@
q"`k#6
H
q"`k#6
H
A
A


#q".4&B
#q".4&B
B
B


q!'B
q!'B
C
C


q!'n
q!'n
D
D


CD
CD
q"`   k#$
n
q"`   k#$
n
E
E


C~E
C~E
q"`k#_&
~`B
q"`k#_&
~`B
F
F


c$Dq$ $B
c$Dq$ $B
G
G


q!&'`
q!&'`
H
H


C}H
C}H
q#$
}`
q#$
}`
I
I


C|I
C|I
qkp'#(
|`
qkp'#(
|`
J
J


C{J
C{J
q.
{H
q.
{H
K
K


#qr"`
#qr"`
L
L


CzL
CzL
q?\ .
zH
q?\ .
zH
M
M


#q !`
#q !`
N
N


CxN
CxN
q" 
xH
q" 
xH
O
O


#q" !`
#q" !`
P
P


CwP
CwP
q6" 
wB
q6" 
wB
Q
Q


q_"|n
q_"|n
R
R


CvR
CvR
q"`g
vB
q"`g
vB
S
S


q"_|n
q"_|n
T
T


CuT
CuT
q"`
un
q"`
un
U
U


C&U
C&U
q"`$<&B
&
@	k;(i%
q"`$<&B
&
@	k;(i%
>`
>`
Y
Y


CY
CY
ukW "0
B
ukW "0
B
Z
Z


u$G&.n
u$G&.n
[
[


Ct[
Ct[
u"`u&g(/
t`B
u"`u&g(/
t`B
\
\


c$DuO&&(/(t    /%(
c$DuO&&(/(t    /%(
]
]
#u#"&(!Z
#u#"&(!Z
^
^


3s^
3s^
/%(0
sBB
/%(0
sBB
_
_


[%'0`
[%'0`
`
`


Cr`
Cr`
uk*W [/
rB
uk*W [/
rB
a
a


u$ $.B
u$ $.B
b
b


uL$ .n
uL$ .n
c
c


Cqc
Cqc
u"` X$D/
qB
u"` X$D/
qB
e
e


uL2n
uL2n
f
f


Cof
Cof
u"`
Xp>
oHB
u"`
Xp>
oHB
g
g


#uef-n
#uef-n
h
h


Cnh
Cnh
u"`3C#-
nH
u"`3C#-
nH
i
i


#u$ 8&3B
#u$ 8&3B
j
j


ux#0B
ux#0B
k
k


ux#0n
ux#0n
l
l


Cml
Cml
u"`   
d!0
mn
u"`   
d!0
mn
m
m


Clm
Clm
u"`y"0
l`B
u"`y"0
l`B
n
n


c$Du
c$Du
!!)B
!!)B
o
o


uLxV&#,`
uLxV&#,`
p
p


Ckp
Ckp
uH  #z!:
k`
uH  #z!:
k`
q
q


Cjq
Cjq
u3##i%)
j`
u3##i%)
j`
r
r


Cir
Cir
u\;4 =
iH
u\;4 =
iH
s
s


#u\4 =`
#u\4 =`
t
t


Cht
Cht
u ;&;
hH
u ;&;
hH
u
u


#uL0`
#uL0`
v
v


Cgv
Cgv
u//
gH
u//
gH
w
w


#u,`
#u,`
x
x


Cfx
Cfx
uS/p4
fn
uS/p4
fn
z
z


Cez
Cez
u"`_K1
en
u"`_K1
en
}
}


Cc}
Cc}
u"`$I&0
cB
u"`$I&0
cB




uxL#!n
uxL#!n




Cp
Cp
u"`S z!
p@  k      ( 
u"`S z!
p@  k      ( 


Z
Z




3X
3X
kW       
X4
kW       
X4




$
G&h
$
G&h




3^
3^
"`u&(G
^ZB
"`u&(G
^ZB




SDO&}&(~(t  /%(
SDO&}&(~(t  /%(


##"&l(Z
##"&l(Z




3Z
3Z
/%(
ZBB
/%(
ZBB




[%'Z
[%'Z




3_
3_
kW
kW

_4

_4




$ 
$4
$ 
$4




y
p2h
y
p2h




3`
3`
"` $
`4
"` $
`4





y#h

y#h




3W
3W
"`g+
WBB
"`g+
WBB




h
h




3U
3U
"`3#h
UB
"`3#h
UB




p68&4
p68&4




'D4
'D4




'Dh
'Dh




3[
3[
"` 

[h
"` 

[h




3\
3\
"`y
\ZB
"`y
\ZB




SD4
SD4




'V&DZ
'V&DZ




3Q
3Q
3# 
QZ
3# 
QZ




3d
3d
   p`)
dB
   p`)
dB




y6p-Z
y6p-Z




3b
3b
   !`#
bB
   !`#
bB




KZ
KZ




3]
3]
T
]B
T
]B




TZ
TZ




3T
3T

T$
Th

T$
Th




3V
3V
"`b+
Vh
"`b+
Vh




3a
3a
"`$&t
ah
"`$&t
ah




3S
3S
"`?!)"
S4
"`?!)"
S4




p
$ h
p
$ h




3P
3P
"`+y
P@        kP(~'
"`+y
P@        kP(~'


`
`




CR
CR
sk!W !$
RB
sk!W !$
RB




s$G&n
s$G&n




CO
CO
s"`u&|(
O`B
s"`u&|(
O`B




c$DsO&&((t    /%(
c$DsO&&((t    /%(


#s#"&!($Z
#s#"&!($Z




3N
3N
/%(
NBB
/%(
NBB




[%'`
[%'`




CM
CM
sk?W p
MB
sk?W p
MB




s$ $B
s$ $B




sp$ n
sp$ n




CL
CL
s"` $Y
LB
s"` $Y
LB




spn
spn




CK
CK
s"`
wS 
KHB
s"`
wS 
KHB




#sz{n
#sz{n




CJ
CJ
s"`3X#
JH
s"`3X#
JH




#s4 8&B
#s4 8&B




s p%B
s p%B




s %n
s %n




CD
CD
s"`   "
y#
Dn
s"`   "
y#
Dn




CB
CB
s"`"a$
B`B
s"`"a$
B`B




c$Ds# #B
c$Ds# #B




sp V&%`
sp V&%`




C@
C@
s3&#~'
@`
s3&#~'
@`




C?
C?
sP&
?H
sP&
?H




#sp4 (`
#sp4 (`




C>
C>
s4 PQ%%
>H
s4 PQ%%
>H




#stp' $`
#stp' $`




C=
C=
sD 
=H
sD 
=H




#s0 `
#s0 `




C;
C;
sD+%
;n
sD+%
;n




C:
C:
s"`wyc(
:n
s"`wyc(
:n




C9
C9
s"`$^&
9n
s"`$^&
9n




C6
C6
s"`" ##
6
@  4 *b!
s"`" ##
6
@  4 *b!


`
`




C5
C5
t
t

5B

5B




t%o'n
t%o'n




C4
C4
t"`'`*
4`B
t"`'`*
4`B




c$Dtw'N)(t    /%(
c$Dtw'N)(t    /%(


#t#"4' *Z
#t#"4' *Z




31
31
/%(
1BB
/%(
1BB




[%'`
[%'`




C0
C0
t#
t#
T
0B
T
0B




tL!%B
tL!%B




tL!n
tL!n




C/
C/
t"`!Q6%=
/n
t"`!Q6%=
/n




C-
C-
t"`Q
-B
t"`Q
-B




t       n
t       n




C,
C,
t"`
t"`
Q
,HB
Q
,HB




#t^ _n
#t^ _n




C+
C+
t"`[<$
+H
t"`[<$
+H




#t$'VB
#t$'VB




tqB
tqB




t       qn
t       qn




C*
C*
t"`
t"`
]
*n
]
*n




C)
C)
t"`
)`B
t"`
)`B




c$Dt B
c$Dt B




tq~'`
tq~'`




C(
C(
ts
(`
ts
(`




C'
C'
t[$b!
'`
t[$b!
'`




C$
C$
t4
$H
t4
$H




#td`
#td`




C#
C#
t/4L!
#H
t/4L!
#H




#t`
#t`




C 
C 
t (
 H
t (
 H




#t `
#t `




C
C
t  (&
B
t  (&
B




tn
tn




C
C
t"`Q6=
n
t"`Q6=
n




C
C
t"`%B,'
N  k;(i%
t"`%B,'
N  k;(i%


Z
Z




3
3
kW       "

4
kW       "

4




$G&
h
$G&
h




3
3
"`u&g(

ZB
"`u&g(

ZB




SDO&&(
(t  /%(
SDO&&(
(t  /%(


##"&(!Z
##"&(!Z




3
3
/%(

BB
/%(

BB




[%'
Z
[%'
Z




3
3
k*W       [

4
k*W       [

4




$ $
4
$ $
4


L$ 
h
L$ 
h


3"` X$D

4
3"` X$D

4


L
h
L
h


3"`X

BB
3"`X

BB


ef
h
ef
h


3
"`3C#


B
3
"`3C#


B


$ 8&
4
$ 8&
4


x#
4
x#
4


x#
h
x#
h
   
   
3      "`        
d!

h
3      "`        
d!

h




3
3
"`y"

ZB
"`y"

ZB


SD
SD
!!
4
!!
4


LxV&#
Z
LxV&#
Z




3
3

H  #z!



H  #z!


Z
Z


3  3##i%

     Z
3  3##i%

     Z


3\;4 

B
3\;4 

B


\4 
Z
\4 
Z


3 ;&

B
3 ;&

B


L
Z
L
Z


3/

B
3/

B



Z

Z


3S/p

h
3S/p

h


3"`_K

h
3"`_K

h


3"`$I&
    
3"`$I&
    

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdehijklmnxpqrstuvwyz{|}~
4

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdehijklmnxpqrstuvwyz{|}~
4


xL#
h
xL#
h


3"`S z!

N    k      ( 
3"`S z!

N    k      ( 
Z
Z


3kW   
4
3kW   
4


$
G&h
$
G&h


3y"`u&(G
yZB
3y"`u&(G
yZB


SDO&}&(~(t  /%(
SDO&}&(~(t  /%(
##"&l(Z
##"&l(Z
 
 
33 /%(
3BB
33 /%(
3BB
!
!
[%'Z
[%'Z
"
"
3"kW
3"kW

4

4
#
#
$ 
$4
$ 
$4
$
$
y
ph
y
ph
%
%
3%"` $
4
3%"` $
4
&
&

yh

yh
'
'
3.'"`g
.BB
3.'"`g
.BB
(
(
h
h
)
)
3)"`3#h
B
3)"`3#h
B
*
*
p68&4
p68&4
+
+
'D4
'D4
,
,
'Dh
'Dh
-
-
3-"`     

h
3-"`     

h
.
.
3."`y
ZB
3."`y
ZB
/
/
SD4
SD4
0
0
'V&DZ
'V&DZ
1
1
313# 
Z
313# 
Z
2
2
32       p`
B
32       p`
B
3
3
y6pZ
y6pZ
4
4
34       !`
B
34       !`
B
5
5
KZ
KZ
6
6
36T
B
36T
B
7
7
TZ
TZ
8
8
38
T
h
38
T
h
9
9
39"`b
h
39"`b
h
:
:
3:"`$&t
h
3:"`$&t
h
;
;
3;"`?!)
4
3;"`?!)
4
<
<
p
$ h
p
$ h
=
=
3="`+y
B
3="`+y
B
S       ?.QDvJ/OlXԏq)@>    k#tW
S       ?.QDvJ/OlXԏq)@>    k#tW
l("t>c!@t
l("t>c!@t
c!@t
c!@t
c!@t
c!@t
#t
#t
c!@tc!@t7!#t b_Ref63232543_Ref66768225_Toc67050066_Toc67050067_Toc67050068_Toc67050069_Toc67050070
_Ref516041876_Toc67050071_Toc67050072_Toc67050073_Toc67050074_Ref63267067_Ref63267071_Toc67050075
ModerRegister_Ref63271995_Ref63271998_Toc67050076_Toc67050077RECWPnRegisterRECBP0Register_Toc67050078_Toc67050079_Ref63237097_Toc67050080
_Ref513134321_Ref66693848_Ref63232532_Ref63232554_Ref63237805_Ref63237825_Ref63237835_Toc67050081_Ref66710201_Ref66710196_Ref66768213_Toc67050082_Toc67050083_Ref66772434_Ref66772458_Ref66965903_Toc67050084_Ref67050293_Ref67050304_Ref67050369_Ref67050381_Ref66704003_Ref66704024_Toc67050085_Ref66768261_Toc67050086_Ref66768668_Ref66768716_Toc67050087_Ref66775180_Ref66775194_Toc67050088_Ref66767365_Ref66767373_Toc67050089_Ref66969966_Toc67050090_Toc67050091_Toc67050092_Toc67050093_Toc67050094_Ref67047818_Toc67050095_Ref67047744_Toc67050096_Toc67050097_Toc67050098_Ref67048924_Toc67050099_Toc67050100_Ref67049187_Toc67050101_Ref67048987_Toc67050102StallingTheRISCinTrace_Ref67048750_Ref67048756_Ref67049087_Ref67049104_Toc67050103_Toc67050104_Toc67050105_Toc67050106_Toc67050107_Ref63219195_Ref63228246_Toc67050108_Ref63228021_Toc67050109_Toc67050110_1056287418_1073147954 G\]""'$'$'$$$$$&        )     )     )
c!@tc!@t7!#t b_Ref63232543_Ref66768225_Toc67050066_Toc67050067_Toc67050068_Toc67050069_Toc67050070
_Ref516041876_Toc67050071_Toc67050072_Toc67050073_Toc67050074_Ref63267067_Ref63267071_Toc67050075
ModerRegister_Ref63271995_Ref63271998_Toc67050076_Toc67050077RECWPnRegisterRECBP0Register_Toc67050078_Toc67050079_Ref63237097_Toc67050080
_Ref513134321_Ref66693848_Ref63232532_Ref63232554_Ref63237805_Ref63237825_Ref63237835_Toc67050081_Ref66710201_Ref66710196_Ref66768213_Toc67050082_Toc67050083_Ref66772434_Ref66772458_Ref66965903_Toc67050084_Ref67050293_Ref67050304_Ref67050369_Ref67050381_Ref66704003_Ref66704024_Toc67050085_Ref66768261_Toc67050086_Ref66768668_Ref66768716_Toc67050087_Ref66775180_Ref66775194_Toc67050088_Ref66767365_Ref66767373_Toc67050089_Ref66969966_Toc67050090_Toc67050091_Toc67050092_Toc67050093_Toc67050094_Ref67047818_Toc67050095_Ref67047744_Toc67050096_Toc67050097_Toc67050098_Ref67048924_Toc67050099_Toc67050100_Ref67049187_Toc67050101_Ref67048987_Toc67050102StallingTheRISCinTrace_Ref67048750_Ref67048756_Ref67049087_Ref67049104_Toc67050103_Toc67050104_Toc67050105_Toc67050106_Toc67050107_Ref63219195_Ref63228246_Toc67050108_Ref63228021_Toc67050109_Toc67050110_1056287418_1073147954 G\]""'$'$'$$$$$&        )     )     )
)g)g)..//////22
)g)g)..//////22
6
6
6?;@@@@@@@@aDaDDEEJJJ~O~O~OaQaQX\\]af>i o     ossxf~00J''NOOOOOfo,AA
6?;@@@@@@@@aDaDDEEJJJ~O~O~OaQaQX\\]af>i o     ossxf~00J''NOOOOOfo,AA

 !"#&$%'()*+,-.0/123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`@a@2H\i"#=$=$=$$      %     %     %&	)	)	))z)z).///////22'6];@@@@@@@@@DDDFFJJJOOOQQX \ \^ bfPi*o*ossx~TT^ՊՊKKNmmmmm{ҤҤCAA`hdj9 b,)ej9fj9DPgj9Phj9ij9jj9Ëkj9lj9Įmj94nj9$oj9pj9lkqj9krj9Lcsj9tj9uj9lvj9lewj9yj9zj9{j94|j9t}j9~j9j9v(6Vhe,JJG[       

 !"#&$%'()*+,-.0/123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`@a@2H\i"#=$=$=$$      %     %     %&	)	)	))z)z).///////22'6];@@@@@@@@@DDDFFJJJOOOQQX \ \^ bfPi*o*ossx~TT^ՊՊKKNmmmmm{ҤҤCAA`hdj9 b,)ej9fj9DPgj9Phj9ij9jj9Ëkj9lj9Įmj94nj9$oj9pj9lkqj9krj9Lcsj9tj9uj9lvj9lewj9yj9zj9{j94|j9t}j9~j9j9v(6Vhe,JJG[       

2>^p"m4RRL[

2>^p"m4RRL[

:     *urn:schemas-microsoft-com:office:smarttagsStreet8*urn:schemas-microsoft-com:office:smarttagstime;

:     *urn:schemas-microsoft-com:office:smarttagsStreet8*urn:schemas-microsoft-com:office:smarttagstime;
*urn:schemas-microsoft-com:office:smarttagsaddress8*urn:schemas-microsoft-com:office:smarttagsdate>*urn:schemas-microsoft-com:office:smarttags
*urn:schemas-microsoft-com:office:smarttagsaddress8*urn:schemas-microsoft-com:office:smarttagsdate>*urn:schemas-microsoft-com:office:smarttags
PersonName11011121415161819220012002200320042123345679DayHourMinuteMonthYear        
PersonName11011121415161819220012002200320042123345679DayHourMinuteMonthYear        


























 
 
   &p-qJqKq_q`qjqkqmqnqrqqqqqqqqrr
rrrrr$u?u@uEuFuPuQuXuYu[uuvv%v&v0v1v3v4v8vvvvvvvvvvvvvvvyyyyyyyyyyzzzzzzzzzzzz{{{{{{{{{{[|z|{|}|~||||||||||jy ?@BCGHRS]^`aeNj?\]fgpqvwyz~ $Șɘ˘̘И!"+,./3ޛ !ŜƜȜɜ͜w$ABEFNOST^_abf4RSTV^_fgijn%&()-ӫIdemnyz|}ڭpp     #,խڭۭ$c~Ѳٲ!ŴʹEKKQR\:::::::::Wlvlnn`pppp-qjqsqqq
rr5r$uPuauuu0v9vXvvvvvyyyzzzzz{{{|[||||jɀy߁ ]f       #Nj&?v,%DȘј+4Sޛ"AŜΜwڞ$^g4fo%.MӫIy٭ڭڭ*}îĮҮӮ()67EFQRxyïįįůůȯɯɯʯʯίϯϯЯЯӯԯԯկٯگޯ߯
*++,,--=>>?MN[\\lmmnpqİŰ 
   &p-qJqKq_q`qjqkqmqnqrqqqqqqqqrr
rrrrr$u?u@uEuFuPuQuXuYu[uuvv%v&v0v1v3v4v8vvvvvvvvvvvvvvvyyyyyyyyyyzzzzzzzzzzzz{{{{{{{{{{[|z|{|}|~||||||||||jy ?@BCGHRS]^`aeNj?\]fgpqvwyz~ $Șɘ˘̘И!"+,./3ޛ !ŜƜȜɜ͜w$ABEFNOST^_abf4RSTV^_fgijn%&()-ӫIdemnyz|}ڭpp     #,խڭۭ$c~Ѳٲ!ŴʹEKKQR\:::::::::Wlvlnn`pppp-qjqsqqq
rr5r$uPuauuu0v9vXvvvvvyyyzzzzz{{{|[||||jɀy߁ ]f       #Nj&?v,%DȘј+4Sޛ"AŜΜwڞ$^g4fo%.MӫIy٭ڭڭ*}îĮҮӮ()67EFQRxyïįįůůȯɯɯʯʯίϯϯЯЯӯԯԯկٯگޯ߯
*++,,--=>>?MN[\\lmmnpqİŰ 
%&*+/00@AABFGKLPQ^__ce~űƱƱDZԱձ"##$233BCCDOPPSTTUUWXXYY\]]^^nooppsttu²ƲDz˲̲вѲ56DEklxyijųɳʳγϳ߳,-;<IJtuĴŴ
%&*+/00@AABFGKLPQ^__ce~űƱƱDZԱձ"##$233BCCDOPPSTTUUWXXYY\]]^^nooppsttu²ƲDz˲̲вѲ56DEklxyijųɳʳγϳ߳,-;<IJtuĴŴ
)*67EFSTXYghuvɵʵεϵеѵ
)*67EFSTXYghuvɵʵεϵеѵ

)*./>?LMQR`aop}~
()DFJKK]^^__tuuvvyzz{{~ڞ$^g4fo%.MӫIyڭigormigormigormigormigormigormigormigormigorm
AdministratorY|fV2}h~c:Q|N8^F~D*tML?CC>r+j1.3#=H-Ӭ}"_Ln- m*p6

)*./>?LMQR`aop}~
()DFJKK]^^__tuuvvyzz{{~ڞ$^g4fo%.MӫIyڭigormigormigormigormigormigormigormigormigorm
AdministratorY|fV2}h~c:Q|N8^F~D*tML?CC>r+j1.3#=H-Ӭ}"_Ln- m*p6
rBJbRr%e/
x98d'VgUUpf#1p BR}$(,n$ƺe'RL{+)J|eB;1E@f2RB,l5\C^9bVkT98m<Qn="	"6#>tt>,>ię>>>V?P$3?@TJP@fC!CR@F?]XF\*c3Fa[RjH2.FH,ZRmhIdI.)4qYJ}L9wM:c&EP|mXx%dQb?`RP3ltT$S/PUTTV&#L\]N:_~2``"&h`:VHP~bP
Q5pe}Dgj8hNjoia{ kV^%k8^ l:J<lly	6mf&#/oƺ0&o~҈jst~|a3vgl<.Yx8\x'eGxƖ?rx@Ey9^z	n+z#E{	B%}>^`.^`.88^8`.^`.^`OJQJo(^`OJQJo(88^8`OJQJo(8^`CJOJQJo(hh^h`.hhh^h`CJOJQJo(*h^`OJQJ^Jo(hHoh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(@^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJ^Jo(hHoh^`OJQJ^Jo(hHoh^`OJQJo(hHh||^|`OJQJo(hHhLL^L`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hH ^` 56CJ`OJQJo(Appendix Ah^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(@^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJ^Jo(hHoh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`.P^`P..^`...x ^`x....   ^`
rBJbRr%e/
x98d'VgUUpf#1p BR}$(,n$ƺe'RL{+)J|eB;1E@f2RB,l5\C^9bVkT98m<Qn="	"6#>tt>,>ię>>>V?P$3?@TJP@fC!CR@F?]XF\*c3Fa[RjH2.FH,ZRmhIdI.)4qYJ}L9wM:c&EP|mXx%dQb?`RP3ltT$S/PUTTV&#L\]N:_~2``"&h`:VHP~bP
Q5pe}Dgj8hNjoia{ kV^%k8^ l:J<lly	6mf&#/oƺ0&o~҈jst~|a3vgl<.Yx8\x'eGxƖ?rx@Ey9^z	n+z#E{	B%}>^`.^`.88^8`.^`.^`OJQJo(^`OJQJo(88^8`OJQJo(8^`CJOJQJo(hh^h`.hhh^h`CJOJQJo(*h^`OJQJ^Jo(hHoh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(@^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJ^Jo(hHoh^`OJQJ^Jo(hHoh^`OJQJo(hHh||^|`OJQJo(hHhLL^L`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hH ^` 56CJ`OJQJo(Appendix Ah^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(@^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJ^Jo(hHoh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`.P^`P..^`...x ^`x....   ^`
..... 
..... 
X^
X^
`X......        
^`.......       
8^`8........   
`^``.........h^`OJQJ^Jo(hHoh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHhhh^h`OJQJo(hHh88^8`OJQJ^Jo(hHoh^`OJQJo(hHh           ^    `OJQJo(hHh^`OJQJ^Jo(hHohxx^x`OJQJo(hHhHH^H`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(@^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`.h^`.hpLp^p`L.h@@^@`.h^`.hL^`L.h^`.h^`.hPLP^P`L.h^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHhhh^h`OJQJ^Jo(hHoh88^8`OJQJ^Jo(hHoh^`OJQJo(hHh            ^    `OJQJo(hHh^`OJQJ^Jo(hHohxx^x`OJQJo(hHhHH^H`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`.h^`.hpLp^p`L.h@@^@`.h^`.hL^`L.h^`.h^`.hPLP^P`L.h^`56CJ`OJQJo(Indexhh^h`.h^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHhhh^h`OJQJ^Jo(hHoh88^8`OJQJ^Jo(hHoh^`OJQJo(hHh       ^    `OJQJo(hHh^`OJQJ^Jo(hHohxx^x`OJQJo(hHhHH^H`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHhhh^h`OJQJ^Jo(hHoh88^8`OJQJ^Jo(hHoh^`OJQJo(hHh          ^    `OJQJo(hHh^`OJQJ^Jo(hHohxx^x`OJQJo(hHhHH^H`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hH ^` 56CJ`OJQJo(Appendix Bh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`56CJ`OJQJo(^`o(.0^`0o(..0^`0o(...        88^8`o(    ....   88^8`o(.....  
`^``o(
......      
`^``o(.......  
^`o(........h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(hQQ^Q`OJQJo(oh!!^!`OJQJo(h^`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQgor*Specifications Template (Flextronics).dotWoAdministrator T54iMicrosoft Word 10.0@-@#    @C0@] 1
`X......        
^`.......       
8^`8........   
`^``.........h^`OJQJ^Jo(hHoh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHhhh^h`OJQJo(hHh88^8`OJQJ^Jo(hHoh^`OJQJo(hHh           ^    `OJQJo(hHh^`OJQJ^Jo(hHohxx^x`OJQJo(hHhHH^H`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(@^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`.h^`.hpLp^p`L.h@@^@`.h^`.hL^`L.h^`.h^`.hPLP^P`L.h^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHhhh^h`OJQJ^Jo(hHoh88^8`OJQJ^Jo(hHoh^`OJQJo(hHh            ^    `OJQJo(hHh^`OJQJ^Jo(hHohxx^x`OJQJo(hHhHH^H`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`.h^`.hpLp^p`L.h@@^@`.h^`.hL^`L.h^`.h^`.hPLP^P`L.h^`56CJ`OJQJo(Indexhh^h`.h^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHhhh^h`OJQJ^Jo(hHoh88^8`OJQJ^Jo(hHoh^`OJQJo(hHh       ^    `OJQJo(hHh^`OJQJ^Jo(hHohxx^x`OJQJo(hHhHH^H`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHhhh^h`OJQJ^Jo(hHoh88^8`OJQJ^Jo(hHoh^`OJQJo(hHh          ^    `OJQJo(hHh^`OJQJ^Jo(hHohxx^x`OJQJo(hHhHH^H`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hH ^` 56CJ`OJQJo(Appendix Bh^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`56CJ`OJQJo(^`o(.0^`0o(..0^`0o(...        88^8`o(    ....   88^8`o(.....  
`^``o(
......      
`^``o(.......  
^`o(........h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(hQQ^Q`OJQJo(oh!!^!`OJQJo(h^`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQgor*Specifications Template (Flextronics).dotWoAdministrator T54iMicrosoft Word 10.0@-@#    @C0@] 1
 FMicrosoft Word Document
 FMicrosoft Word Document
MSWordDocWord.Document.89q
 Bu & CO.w;X
MSWordDocWord.Document.89q
 Bu & CO.w;X
Jo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^՜.+,D՜.+,\
px
       Bu & CO.w;X
Jo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^՜.+,D՜.+,\
px
       Bu & CO.w;X
Debug Support for BenderTitle 8@_PID_HLINKSA|7
Debug Support for BenderTitle 8@_PID_HLINKSA|7

_Toc670501106
_Toc670501096
_Toc670501086
_Toc670501076
_Toc670501066
_Toc670501056
_Toc670501046
_Toc670501036
_Toc670501026
_Toc670501016
_Toc67050100?
_Toc67050099?
_Toc67050098?
_Toc67050097?
_Toc67050096?
_Toc67050095?
_Toc67050094?
_Toc67050093?
_Toc67050092?
_Toc67050091?
_Toc67050090>
_Toc67050089>
_Toc67050088>
_Toc67050087>z
_Toc67050086>t
_Toc67050085>n
_Toc67050084>h
_Toc67050083>b
_Toc67050082>\
_Toc67050081>V
_Toc670500801P
_Toc670500791J
_Toc670500781D
_Toc670500771>
_Toc6705007618
_Toc6705007512
_Toc670500741,
_Toc670500731&
_Toc670500721 
_Toc670500711
_Toc670500700
_Toc670500690
_Toc670500680
_Toc670500670
_Toc67050066Khttp://www.opencores.org/`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`OJQJo(h88^8`OJQJo(hHh^`OJQJ^Jo(hHoh         ^    `OJQJo(hHh^`OJQJo(hHhxx^x`OJQJ^Jo(hHohHH^H`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHhh^h`.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(e>,l54qYJV?i%kRjHR@F ~        0?@"_P@,n$#/o0&o{+)eGx9t>2`1p  lp6

_Toc670501106
_Toc670501096
_Toc670501086
_Toc670501076
_Toc670501066
_Toc670501056
_Toc670501046
_Toc670501036
_Toc670501026
_Toc670501016
_Toc67050100?
_Toc67050099?
_Toc67050098?
_Toc67050097?
_Toc67050096?
_Toc67050095?
_Toc67050094?
_Toc67050093?
_Toc67050092?
_Toc67050091?
_Toc67050090>
_Toc67050089>
_Toc67050088>
_Toc67050087>z
_Toc67050086>t
_Toc67050085>n
_Toc67050084>h
_Toc67050083>b
_Toc67050082>\
_Toc67050081>V
_Toc670500801P
_Toc670500791J
_Toc670500781D
_Toc670500771>
_Toc6705007618
_Toc6705007512
_Toc670500741,
_Toc670500731&
_Toc670500721 
_Toc670500711
_Toc670500700
_Toc670500690
_Toc670500680
_Toc670500670
_Toc67050066Khttp://www.opencores.org/`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(hHh^`OJQJ^Jo(hHohpp^p`OJQJo(hHh@@^@`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHohPP^P`OJQJo(hHh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`OJQJo(h88^8`OJQJo(hHh^`OJQJ^Jo(hHoh         ^    `OJQJo(hHh^`OJQJo(hHhxx^x`OJQJ^Jo(hHohHH^H`OJQJo(hHh^`OJQJo(hHh^`OJQJ^Jo(hHoh^`OJQJo(hHhh^h`.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(e>,l54qYJV?i%kRjHR@F ~        0?@"_P@,n$#/o0&o{+)eGx9t>2`1p  lp6
B%}jsy   6mQ5pe~}|>{ k=P~b@Eyll?]XF-}$!Cc3F\xB;1&h`C@f2c&EP9^zE{:_e/
wMgj8hTVm<`RLmFHrxltT+j1ge'^9n+z'%dQhIUU/PUIRr.YxT96#>0|a3v\]3#=#l~ @^`OJQJo(T!^`OJQJo(o"pp^p`OJQJo(#@@^@`OJQJo(P$^`OJQJo(o%^`OJQJo(&^`OJQJo(p'^`OJQJo(o(PP^P`OJQJo(< @^`OJQJo(YY																		$$$$$$$$$C>r																																																																																																																				$$$$$$$$$C>r																										$$$$$$$$$$$$$$$$$$																																																																								C>r								$$$$$$$$$$$$$$$$$$									$$$$$$$$$$$$$$$$$$																																																																																																			$$$$$$$$$$$$$$$$$$																																													$$$$$$$$$																																																						$$$$$$$$$																		$$$$$$$$$																		x	keYSxH	Q	 FXY6y
I
Jv
PU@H;M]L0<XQ["X]Ls~	\!'Z! 6$0%'$'9t(;*t*,#,4c,#262N2[3lN9r<r=(b=<$><*>J@7A,A]BgB
CD[ErEF3G(J^ZJ
B%}jsy   6mQ5pe~}|>{ k=P~b@Eyll?]XF-}$!Cc3F\xB;1&h`C@f2c&EP9^zE{:_e/
wMgj8hTVm<`RLmFHrxltT+j1ge'^9n+z'%dQhIUU/PUIRr.YxT96#>0|a3v\]3#=#l~ @^`OJQJo(T!^`OJQJo(o"pp^p`OJQJo(#@@^@`OJQJo(P$^`OJQJo(o%^`OJQJo(&^`OJQJo(p'^`OJQJo(o(PP^P`OJQJo(< @^`OJQJo(YY																		$$$$$$$$$C>r																																																																																																																				$$$$$$$$$C>r																										$$$$$$$$$$$$$$$$$$																																																																								C>r								$$$$$$$$$$$$$$$$$$									$$$$$$$$$$$$$$$$$$																																																																																																			$$$$$$$$$$$$$$$$$$																																													$$$$$$$$$																																																						$$$$$$$$$																		$$$$$$$$$																		x	keYSxH	Q	 FXY6y
I
Jv
PU@H;M]L0<XQ["X]Ls~	\!'Z! 6$0%'$'9t(;*t*,#,4c,#262N2[3lN9r<r=(b=<$><*>J@7A,A]BgB
CD[ErEF3G(J^ZJ
a=agaZb55KO
a=agaZb55KO
e     126?BQRV_b
e     126?BQRV_b
z{cdhqt#&`aenq'(,58int !,.4TUaci"#-/5GHSV]ijux~,-=?FvwCDNPV}~	!'67@BHWXaci    # ) R S \ _ f           8!9!B!D!K!w!x!!!!!!!!!1"2";"="D"""""""">$?$D$M$T$\$h$i$p$t$v$z$$$$$$$$$
z{cdhqt#&`aenq'(,58int !,.4TUaci"#-/5GHSV]ijux~,-=?FvwCDNPV}~	!'67@BHWXaci    # ) R S \ _ f           8!9!B!D!K!w!x!!!!!!!!!1"2";"="D"""""""">$?$D$M$T$\$h$i$p$t$v$z$$$$$$$$$
%%%%$%%%)%*%3%4%6%:%%%%%%%%%?&@&&&&&&&&&((/001111!1"1)1-1Y1Z1a1e11111111111112222:2;2B2F2g2h2o2s2222
%%%%$%%%)%*%3%4%6%:%%%%%%%%%?&@&&&&&&&&&((/001111!1"1)1-1Y1Z1a1e11111111111112222:2;2B2F2g2h2o2s2222
6+777.=OnPpP}PPPPPPPPPP+Q,Q.Q_Q`QQQWXlllllllm-m.m:m>mlmmm{mmmmmmmmmm+n,n7n;njnknxn|nnnosqOuyuǘf*Ĝ]x֭ڭ*np
~FJʷַ-;JWZp)0qyG-!Q:!(Q:!(
Q:Q:Q:Q:Q:
Q:Q:!(Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:UWqUWqUWqUWqUWqUWqUWqUWqUWqUWqQ:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:@ڭd0@UnknownJeanne Wiegelmann        Gz Times New Roman5Symbol3&z Arial9GaramondA"GenevaArial?5	z Courier New5&z!Tahoma;"Helvetica;Wingdings"0HhJFytt61X;1X;!4deG2QH?<$>C:\Documents and Settings\jeanne\Application Data\Microsoft\Templates\Flextronics Templates\Specifications Template (Flextronics).dotDebug Support for Bender"Template for Core's Specifications
6+777.=OnPpP}PPPPPPPPPP+Q,Q.Q_Q`QQQWXlllllllm-m.m:m>mlmmm{mmmmmmmmmm+n,n7n;njnknxn|nnnosqOuyuǘf*Ĝ]x֭ڭ*np
~FJʷַ-;JWZp)0qyG-!Q:!(Q:!(
Q:Q:Q:Q:Q:
Q:Q:!(Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:UWqUWqUWqUWqUWqUWqUWqUWqUWqUWqQ:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:Q:@ڭd0@UnknownJeanne Wiegelmann        Gz Times New Roman5Symbol3&z Arial9GaramondA"GenevaArial?5	z Courier New5&z!Tahoma;"Helvetica;Wingdings"0HhJFytt61X;1X;!4deG2QH?<$>C:\Documents and Settings\jeanne\Application Data\Microsoft\Templates\Flextronics Templates\Specifications Template (Flextronics).dotDebug Support for Bender"Template for Core's Specifications
Igor Mohor
AdministratorpY   
Igor Mohor
AdministratorpY   
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.