Release 13.1 Map O.40d (nt)
|
Release 13.1 Map O.40d (nt)
|
Xilinx Mapping Report File for Design 'debounce_atlys_top'
|
Xilinx Mapping Report File for Design 'debounce_atlys_top'
|
|
|
Design Information
|
Design Information
|
------------------
|
------------------
|
Command Line : map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol
|
Command Line : map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol
|
high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt area
|
high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt area
|
-equivalent_register_removal on -mt 2 -detail -ir off -pr off -lc area -power
|
-equivalent_register_removal on -mt 2 -detail -ir off -pr off -lc area -power
|
off -o debounce_atlys_top_map.ncd debounce_atlys_top.ngd debounce_atlys_top.pcf
|
off -o debounce_atlys_top_map.ncd debounce_atlys_top.ngd debounce_atlys_top.pcf
|
Target Device : xc6slx45
|
Target Device : xc6slx45
|
Target Package : csg324
|
Target Package : csg324
|
Target Speed : -2
|
Target Speed : -2
|
Mapper Version : spartan6 -- $Revision: 1.55 $
|
Mapper Version : spartan6 -- $Revision: 1.55 $
|
Mapped Date : Thu Aug 11 21:31:29 2011
|
Mapped Date : Mon Aug 15 23:25:20 2011
|
|
|
Design Summary
|
Design Summary
|
--------------
|
--------------
|
Number of errors: 0
|
Number of errors: 0
|
Number of warnings: 0
|
Number of warnings: 0
|
Slice Logic Utilization:
|
Slice Logic Utilization:
|
Number of Slice Registers: 42 out of 54,576 1%
|
Number of Slice Registers: 42 out of 54,576 1%
|
Number used as Flip Flops: 42
|
Number used as Flip Flops: 42
|
Number used as Latches: 0
|
Number used as Latches: 0
|
Number used as Latch-thrus: 0
|
Number used as Latch-thrus: 0
|
Number used as AND/OR logics: 0
|
Number used as AND/OR logics: 0
|
Number of Slice LUTs: 37 out of 27,288 1%
|
Number of Slice LUTs: 37 out of 27,288 1%
|
Number used as logic: 36 out of 27,288 1%
|
Number used as logic: 36 out of 27,288 1%
|
Number using O6 output only: 18
|
Number using O6 output only: 18
|
Number using O5 output only: 11
|
Number using O5 output only: 11
|
Number using O5 and O6: 7
|
Number using O5 and O6: 7
|
Number used as ROM: 0
|
Number used as ROM: 0
|
Number used as Memory: 0 out of 6,408 0%
|
Number used as Memory: 0 out of 6,408 0%
|
Number used exclusively as route-thrus: 1
|
Number used exclusively as route-thrus: 1
|
Number with same-slice register load: 0
|
Number with same-slice register load: 0
|
Number with same-slice carry load: 1
|
Number with same-slice carry load: 1
|
Number with other load: 0
|
Number with other load: 0
|
|
|
Slice Logic Distribution:
|
Slice Logic Distribution:
|
Number of occupied Slices: 19 out of 6,822 1%
|
Number of occupied Slices: 19 out of 6,822 1%
|
Number of LUT Flip Flop pairs used: 56
|
Number of LUT Flip Flop pairs used: 56
|
Number with an unused Flip Flop: 20 out of 56 35%
|
Number with an unused Flip Flop: 20 out of 56 35%
|
Number with an unused LUT: 19 out of 56 33%
|
Number with an unused LUT: 19 out of 56 33%
|
Number of fully used LUT-FF pairs: 17 out of 56 30%
|
Number of fully used LUT-FF pairs: 17 out of 56 30%
|
Number of unique control sets: 3
|
Number of unique control sets: 3
|
Number of slice register sites lost
|
Number of slice register sites lost
|
to control set restrictions: 6 out of 54,576 1%
|
to control set restrictions: 6 out of 54,576 1%
|
|
|
A LUT Flip Flop pair for this architecture represents one LUT paired with
|
A LUT Flip Flop pair for this architecture represents one LUT paired with
|
one Flip Flop within a slice. A control set is a unique combination of
|
one Flip Flop within a slice. A control set is a unique combination of
|
clock, reset, set, and enable signals for a registered element.
|
clock, reset, set, and enable signals for a registered element.
|
The Slice Logic Distribution report is not meaningful if the design is
|
The Slice Logic Distribution report is not meaningful if the design is
|
over-mapped for a non-slice resource or if Placement fails.
|
over-mapped for a non-slice resource or if Placement fails.
|
|
|
IO Utilization:
|
IO Utilization:
|
Number of bonded IOBs: 31 out of 218 14%
|
Number of bonded IOBs: 31 out of 218 14%
|
Number of LOCed IOBs: 31 out of 31 100%
|
Number of LOCed IOBs: 31 out of 31 100%
|
|
|
Specific Feature Utilization:
|
Specific Feature Utilization:
|
Number of RAMB16BWERs: 0 out of 116 0%
|
Number of RAMB16BWERs: 0 out of 116 0%
|
Number of RAMB8BWERs: 0 out of 232 0%
|
Number of RAMB8BWERs: 0 out of 232 0%
|
Number of BUFIO2/BUFIO2_2CLKs: 0 out of 32 0%
|
Number of BUFIO2/BUFIO2_2CLKs: 0 out of 32 0%
|
Number of BUFIO2FB/BUFIO2FB_2CLKs: 0 out of 32 0%
|
Number of BUFIO2FB/BUFIO2FB_2CLKs: 0 out of 32 0%
|
Number of BUFG/BUFGMUXs: 1 out of 16 6%
|
Number of BUFG/BUFGMUXs: 1 out of 16 6%
|
Number used as BUFGs: 1
|
Number used as BUFGs: 1
|
Number used as BUFGMUX: 0
|
Number used as BUFGMUX: 0
|
Number of DCM/DCM_CLKGENs: 0 out of 8 0%
|
Number of DCM/DCM_CLKGENs: 0 out of 8 0%
|
Number of ILOGIC2/ISERDES2s: 0 out of 376 0%
|
Number of ILOGIC2/ISERDES2s: 0 out of 376 0%
|
Number of IODELAY2/IODRP2/IODRP2_MCBs: 0 out of 376 0%
|
Number of IODELAY2/IODRP2/IODRP2_MCBs: 0 out of 376 0%
|
Number of OLOGIC2/OSERDES2s: 0 out of 376 0%
|
Number of OLOGIC2/OSERDES2s: 0 out of 376 0%
|
Number of BSCANs: 0 out of 4 0%
|
Number of BSCANs: 0 out of 4 0%
|
Number of BUFHs: 0 out of 256 0%
|
Number of BUFHs: 0 out of 256 0%
|
Number of BUFPLLs: 0 out of 8 0%
|
Number of BUFPLLs: 0 out of 8 0%
|
Number of BUFPLL_MCBs: 0 out of 4 0%
|
Number of BUFPLL_MCBs: 0 out of 4 0%
|
Number of DSP48A1s: 0 out of 58 0%
|
Number of DSP48A1s: 0 out of 58 0%
|
Number of ICAPs: 0 out of 1 0%
|
Number of ICAPs: 0 out of 1 0%
|
Number of MCBs: 0 out of 2 0%
|
Number of MCBs: 0 out of 2 0%
|
Number of PCILOGICSEs: 0 out of 2 0%
|
Number of PCILOGICSEs: 0 out of 2 0%
|
Number of PLL_ADVs: 0 out of 4 0%
|
Number of PLL_ADVs: 0 out of 4 0%
|
Number of PMVs: 0 out of 1 0%
|
Number of PMVs: 0 out of 1 0%
|
Number of STARTUPs: 0 out of 1 0%
|
Number of STARTUPs: 0 out of 1 0%
|
Number of SUSPEND_SYNCs: 0 out of 1 0%
|
Number of SUSPEND_SYNCs: 0 out of 1 0%
|
|
|
Average Fanout of Non-Clock Nets: 2.37
|
Average Fanout of Non-Clock Nets: 2.37
|
|
|
Peak Memory Usage: 295 MB
|
Peak Memory Usage: 298 MB
|
Total REAL time to MAP completion: 14 secs
|
Total REAL time to MAP completion: 15 secs
|
Total CPU time to MAP completion (all processors): 11 secs
|
Total CPU time to MAP completion (all processors): 11 secs
|
|
|
Table of Contents
|
Table of Contents
|
-----------------
|
-----------------
|
Section 1 - Errors
|
Section 1 - Errors
|
Section 2 - Warnings
|
Section 2 - Warnings
|
Section 3 - Informational
|
Section 3 - Informational
|
Section 4 - Removed Logic Summary
|
Section 4 - Removed Logic Summary
|
Section 5 - Removed Logic
|
Section 5 - Removed Logic
|
Section 6 - IOB Properties
|
Section 6 - IOB Properties
|
Section 7 - RPMs
|
Section 7 - RPMs
|
Section 8 - Guide Report
|
Section 8 - Guide Report
|
Section 9 - Area Group and Partition Summary
|
Section 9 - Area Group and Partition Summary
|
Section 10 - Timing Report
|
Section 10 - Timing Report
|
Section 11 - Configuration String Information
|
Section 11 - Configuration String Information
|
Section 12 - Control Set Information
|
Section 12 - Control Set Information
|
Section 13 - Utilization by Hierarchy
|
Section 13 - Utilization by Hierarchy
|
|
|
Section 1 - Errors
|
Section 1 - Errors
|
------------------
|
------------------
|
|
|
Section 2 - Warnings
|
Section 2 - Warnings
|
--------------------
|
--------------------
|
|
|
Section 3 - Informational
|
Section 3 - Informational
|
-------------------------
|
-------------------------
|
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
|
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
|
supports the use of up to 2 processors. Based on the the user options and
|
supports the use of up to 2 processors. Based on the the user options and
|
machine load, Map will use 2 processors during this run.
|
machine load, Map will use 2 processors during this run.
|
INFO:LIT:243 - Logical network gclk_i_BUFGP/N2 has no load.
|
INFO:LIT:243 - Logical network gclk_i_BUFGP/N2 has no load.
|
INFO:LIT:243 - Logical network gclk_i_BUFGP/N3 has no load.
|
INFO:LIT:243 - Logical network gclk_i_BUFGP/N3 has no load.
|
INFO:MapLib:562 - No environment variables are currently set.
|
INFO:MapLib:562 - No environment variables are currently set.
|
INFO:LIT:244 - All of the single ended outputs in this design are using slew
|
INFO:LIT:244 - All of the single ended outputs in this design are using slew
|
rate limited output drivers. The delay on speed critical single ended outputs
|
rate limited output drivers. The delay on speed critical single ended outputs
|
can be dramatically reduced by designating them as fast outputs.
|
can be dramatically reduced by designating them as fast outputs.
|
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
|
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
|
0.000 to 85.000 Celsius)
|
0.000 to 85.000 Celsius)
|
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
|
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
|
1.260 Volts)
|
1.260 Volts)
|
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
|
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
|
(.mrp).
|
(.mrp).
|
INFO:Pack:1650 - Map created a placed design.
|
INFO:Pack:1650 - Map created a placed design.
|
|
|
Section 4 - Removed Logic Summary
|
Section 4 - Removed Logic Summary
|
---------------------------------
|
---------------------------------
|
2 block(s) removed
|
2 block(s) removed
|
2 block(s) optimized away
|
2 block(s) optimized away
|
2 signal(s) removed
|
2 signal(s) removed
|
12 Block(s) redundant
|
12 Block(s) redundant
|
|
|
Section 5 - Removed Logic
|
Section 5 - Removed Logic
|
-------------------------
|
-------------------------
|
|
|
The trimmed logic report below shows the logic removed from your design due to
|
The trimmed logic report below shows the logic removed from your design due to
|
sourceless or loadless signals, and VCC or ground connections. If the removal
|
sourceless or loadless signals, and VCC or ground connections. If the removal
|
of a signal or symbol results in the subsequent removal of an additional signal
|
of a signal or symbol results in the subsequent removal of an additional signal
|
or symbol, the message explaining that second removal will be indented. This
|
or symbol, the message explaining that second removal will be indented. This
|
indentation will be repeated as a chain of related logic is removed.
|
indentation will be repeated as a chain of related logic is removed.
|
|
|
To quickly locate the original cause for the removal of a chain of logic, look
|
To quickly locate the original cause for the removal of a chain of logic, look
|
above the place where that logic is listed in the trimming report, then locate
|
above the place where that logic is listed in the trimming report, then locate
|
the lines that are least indented (begin at the leftmost edge).
|
the lines that are least indented (begin at the leftmost edge).
|
|
|
The signal "gclk_i_BUFGP/N2" is sourceless and has been removed.
|
The signal "gclk_i_BUFGP/N2" is sourceless and has been removed.
|
The signal "gclk_i_BUFGP/N3" is sourceless and has been removed.
|
The signal "gclk_i_BUFGP/N3" is sourceless and has been removed.
|
Unused block "gclk_i_BUFGP/XST_GND" (ZERO) removed.
|
Unused block "gclk_i_BUFGP/XST_GND" (ZERO) removed.
|
Unused block "gclk_i_BUFGP/XST_VCC" (ONE) removed.
|
Unused block "gclk_i_BUFGP/XST_VCC" (ONE) removed.
|
|
|
Optimized Block(s):
|
Optimized Block(s):
|
TYPE BLOCK
|
TYPE BLOCK
|
GND XST_GND
|
GND XST_GND
|
VCC XST_VCC
|
VCC XST_VCC
|
|
|
Redundant Block(s):
|
Redundant Block(s):
|
TYPE BLOCK
|
TYPE BLOCK
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<11>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<11>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<10>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<10>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<9>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<9>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<8>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<8>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<7>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<7>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<6>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<6>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<5>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<5>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<4>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<4>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<3>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<3>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<2>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<2>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<1>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_cy<1>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_xor<12>_rt
|
LUT1 Inst_sw_debouncer/Mcount_cnt_reg_xor<12>_rt
|
|
|
Section 6 - IOB Properties
|
Section 6 - IOB Properties
|
--------------------------
|
--------------------------
|
|
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| IOB Name | Type | Direction | IO Standard | Diff | Drive | Slew | Reg (s) | Resistor | IOB |
|
| IOB Name | Type | Direction | IO Standard | Diff | Drive | Slew | Reg (s) | Resistor | IOB |
|
| | | | | Term | Strength | Rate | | | Delay |
|
| | | | | Term | Strength | Rate | | | Delay |
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| dbg_o<0> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<0> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<1> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<1> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<2> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<2> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<3> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<3> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<4> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<4> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<5> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<5> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<6> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<6> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<7> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<7> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<8> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<8> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<9> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<9> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<10> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<10> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<11> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<11> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<12> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<12> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<13> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<13> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<14> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<14> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<15> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| dbg_o<15> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| gclk_i | IOB | INPUT | LVCMOS25 | | | | | | |
|
| gclk_i | IOB | INPUT | LVCMOS25 | | | | | | |
|
| led_o<0> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| led_o<0> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| led_o<1> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| led_o<1> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| led_o<2> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| led_o<2> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| led_o<3> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| led_o<3> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| led_o<4> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| led_o<4> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| led_o<5> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| led_o<5> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| led_o<6> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| led_o<6> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | |
|
| sw_i<0> | IOB | INPUT | LVCMOS25 | | | | | | |
|
| sw_i<0> | IOB | INPUT | LVCMOS25 | | | | | | |
|
| sw_i<1> | IOB | INPUT | LVCMOS25 | | | | | | |
|
| sw_i<1> | IOB | INPUT | LVCMOS25 | | | | | | |
|
| sw_i<2> | IOB | INPUT | LVCMOS25 | | | | | | |
|
| sw_i<2> | IOB | INPUT | LVCMOS25 | | | | | | |
|
| sw_i<3> | IOB | INPUT | LVCMOS25 | | | | | | |
|
| sw_i<3> | IOB | INPUT | LVCMOS25 | | | | | | |
|
| sw_i<4> | IOB | INPUT | LVCMOS25 | | | | | | |
|
| sw_i<4> | IOB | INPUT | LVCMOS25 | | | | | | |
|
| sw_i<5> | IOB | INPUT | LVCMOS25 | | | | | | |
|
| sw_i<5> | IOB | INPUT | LVCMOS25 | | | | | | |
|
| sw_i<6> | IOB | INPUT | LVCMOS25 | | | | | | |
|
| sw_i<6> | IOB | INPUT | LVCMOS25 | | | | | | |
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|
|
Section 7 - RPMs
|
Section 7 - RPMs
|
----------------
|
----------------
|
|
|
Section 8 - Guide Report
|
Section 8 - Guide Report
|
------------------------
|
------------------------
|
Guide not run on this design.
|
Guide not run on this design.
|
|
|
Section 9 - Area Group and Partition Summary
|
Section 9 - Area Group and Partition Summary
|
--------------------------------------------
|
--------------------------------------------
|
|
|
Partition Implementation Status
|
Partition Implementation Status
|
-------------------------------
|
-------------------------------
|
|
|
No Partitions were found in this design.
|
No Partitions were found in this design.
|
|
|
-------------------------------
|
-------------------------------
|
|
|
Area Group Information
|
Area Group Information
|
----------------------
|
----------------------
|
|
|
No area groups were found in this design.
|
No area groups were found in this design.
|
|
|
----------------------
|
----------------------
|
|
|
Section 10 - Timing Report
|
Section 10 - Timing Report
|
--------------------------
|
--------------------------
|
A logic-level (pre-route) timing report can be generated by using Xilinx static
|
A logic-level (pre-route) timing report can be generated by using Xilinx static
|
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
|
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
|
mapped NCD and PCF files. Please note that this timing report will be generated
|
mapped NCD and PCF files. Please note that this timing report will be generated
|
using estimated delay information. For accurate numbers, please generate a
|
using estimated delay information. For accurate numbers, please generate a
|
timing report with the post Place and Route NCD file.
|
timing report with the post Place and Route NCD file.
|
|
|
For more information about the Timing Analyzer, consult the Xilinx Timing
|
For more information about the Timing Analyzer, consult the Xilinx Timing
|
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
|
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
|
Command Line Tools User Guide "TRACE" chapter.
|
Command Line Tools User Guide "TRACE" chapter.
|
|
|
Section 11 - Configuration String Details
|
Section 11 - Configuration String Details
|
-----------------------------------------
|
-----------------------------------------
|
|
|
Section 12 - Control Set Information
|
Section 12 - Control Set Information
|
------------------------------------
|
------------------------------------
|
+-----------------------------------------------------------------------------------------------------------+
|
+-----------------------------------------------------------------------------------------------------------+
|
| Clock Signal | Reset Signal | Set Signal | Enable Signal | Slice Load Count | Bel Load Count |
|
| Clock Signal | Reset Signal | Set Signal | Enable Signal | Slice Load Count | Bel Load Count |
|
+-----------------------------------------------------------------------------------------------------------+
|
+-----------------------------------------------------------------------------------------------------------+
|
| gclk_i_BUFGP | | | | 8 | 28 |
|
| gclk_i_BUFGP | | | | 8 | 28 |
|
| gclk_i_BUFGP | | | Inst_sw_debouncer/strb_reg | 2 | 7 |
|
| gclk_i_BUFGP | | | Inst_sw_debouncer/strb_reg | 2 | 7 |
|
| gclk_i_BUFGP | | | lut107_31 | 2 | 7 |
|
| gclk_i_BUFGP | | | lut107_31 | 2 | 7 |
|
+-----------------------------------------------------------------------------------------------------------+
|
+-----------------------------------------------------------------------------------------------------------+
|
|
|
Section 13 - Utilization by Hierarchy
|
Section 13 - Utilization by Hierarchy
|
-------------------------------------
|
-------------------------------------
|
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| Module | Partition | Slices* | Slice Reg | LUTs | LUTRAM | BRAM/FIFO | DSP48A1 | BUFG | BUFIO | BUFR | DCM | PLL_ADV | Full Hierarchical Name |
|
| Module | Partition | Slices* | Slice Reg | LUTs | LUTRAM | BRAM/FIFO | DSP48A1 | BUFG | BUFIO | BUFR | DCM | PLL_ADV | Full Hierarchical Name |
|
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| debounce_atlys_top/ | | 14/28 | 7/42 | 24/25 | 0/0 | 0/0 | 0/0 | 1/1 | 0/0 | 0/0 | 0/0 | 0/0 | debounce_atlys_top |
|
| debounce_atlys_top/ | | 14/28 | 7/42 | 24/25 | 0/0 | 0/0 | 0/0 | 1/1 | 0/0 | 0/0 | 0/0 | 0/0 | debounce_atlys_top |
|
| +Inst_sw_debouncer | | 14/14 | 35/35 | 1/1 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | debounce_atlys_top/Inst_sw_debouncer |
|
| +Inst_sw_debouncer | | 14/14 | 35/35 | 1/1 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | debounce_atlys_top/Inst_sw_debouncer |
|
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|
|
* Slices can be packed with basic elements from multiple hierarchies.
|
* Slices can be packed with basic elements from multiple hierarchies.
|
Therefore, a slice will be counted in every hierarchical module
|
Therefore, a slice will be counted in every hierarchical module
|
that each of its packed basic elements belong to.
|
that each of its packed basic elements belong to.
|
** For each column, there are two numbers reported /.
|
** For each column, there are two numbers reported /.
|
is the number of elements that belong to that specific hierarchical module.
|
is the number of elements that belong to that specific hierarchical module.
|
is the total number of elements from that hierarchical module and any lower level
|
is the total number of elements from that hierarchical module and any lower level
|
hierarchical modules below.
|
hierarchical modules below.
|
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
|
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
|
|
|
