|
/////////////////////////////////////////////////////////////////////
|
|
//// ////
|
|
//// Author: Eyal Hochberg ////
|
|
//// eyal@provartec.com ////
|
|
//// ////
|
|
//// Downloaded from: http://www.opencores.org ////
|
|
/////////////////////////////////////////////////////////////////////
|
|
//// ////
|
|
//// Copyright (C) 2010 Provartec LTD ////
|
|
//// www.provartec.com ////
|
|
//// info@provartec.com ////
|
|
//// ////
|
|
//// This source file may be used and distributed without ////
|
|
//// restriction provided that this copyright statement is not ////
|
|
//// removed from the file and that any derivative work contains ////
|
|
//// the original copyright notice and the associated disclaimer.////
|
|
//// ////
|
|
//// This source file is free software; you can redistribute it ////
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
|
//// Public License as published by the Free Software Foundation.////
|
|
//// ////
|
|
//// This source is distributed in the hope that it will be ////
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
|
//// PURPOSE. See the GNU Lesser General Public License for more////
|
|
//// details. http://www.gnu.org/licenses/lgpl.html ////
|
|
//// ////
|
|
/////////////////////////////////////////////////////////////////////
|
//---------------------------------------------------------
|
//---------------------------------------------------------
|
//-- File generated by RobustVerilog parser
|
//-- File generated by RobustVerilog parser
|
//-- Version: 1.0
|
//-- Version: 1.0
|
//-- Invoked Fri Mar 25 23:33:02 2011
|
//-- Invoked Fri Mar 25 23:33:02 2011
|
//--
|
//--
|
//-- Source file: prgen_min2.v
|
//-- Source file: prgen_min2.v
|
//---------------------------------------------------------
|
//---------------------------------------------------------
|
|
|
|
|
|
|
module prgen_min2(a,b,min);
|
module prgen_min2(a,b,min);
|
|
|
parameter WIDTH = 8;
|
parameter WIDTH = 8;
|
|
|
input [WIDTH-1:0] a;
|
input [WIDTH-1:0] a;
|
input [WIDTH-1:0] b;
|
input [WIDTH-1:0] b;
|
|
|
output [WIDTH-1:0] min;
|
output [WIDTH-1:0] min;
|
|
|
|
|
assign min = a < b ? a : b;
|
assign min = a < b ? a : b;
|
|
|
endmodule
|
endmodule
|
|
|
|
|
|
|
|
|
|
|