|
/////////////////////////////////////////////////////////////////////
|
|
//// ////
|
|
//// Author: Eyal Hochberg ////
|
|
//// eyal@provartec.com ////
|
|
//// ////
|
|
//// Downloaded from: http://www.opencores.org ////
|
|
/////////////////////////////////////////////////////////////////////
|
|
//// ////
|
|
//// Copyright (C) 2010 Provartec LTD ////
|
|
//// www.provartec.com ////
|
|
//// info@provartec.com ////
|
|
//// ////
|
|
//// This source file may be used and distributed without ////
|
|
//// restriction provided that this copyright statement is not ////
|
|
//// removed from the file and that any derivative work contains ////
|
|
//// the original copyright notice and the associated disclaimer.////
|
|
//// ////
|
|
//// This source file is free software; you can redistribute it ////
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
|
//// Public License as published by the Free Software Foundation.////
|
|
//// ////
|
|
//// This source is distributed in the hope that it will be ////
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
|
//// PURPOSE. See the GNU Lesser General Public License for more////
|
|
//// details. http://www.gnu.org/licenses/lgpl.html ////
|
|
//// ////
|
|
/////////////////////////////////////////////////////////////////////
|
//---------------------------------------------------------
|
//---------------------------------------------------------
|
//-- File generated by RobustVerilog parser
|
//-- File generated by RobustVerilog parser
|
//-- Version: 1.0
|
//-- Version: 1.0
|
//-- Invoked Fri Mar 25 23:36:56 2011
|
//-- Invoked Fri Mar 25 23:36:56 2011
|
//--
|
//--
|
//-- Source file: dma_ch_reg_size.v
|
//-- Source file: dma_ch_reg_size.v
|
//---------------------------------------------------------
|
//---------------------------------------------------------
|
|
|
|
|
|
|
module dma_axi64_core0_ch_reg_size(clk,reset,update,start_addr,burst_max_size_reg,burst_max_size_other,allow_full_burst,allow_full_fifo,joint_flush,burst_max_size);
|
module dma_axi64_core0_ch_reg_size(clk,reset,update,start_addr,burst_max_size_reg,burst_max_size_other,allow_full_burst,allow_full_fifo,joint_flush,burst_max_size);
|
|
|
parameter MAX_BURST = 0 ? 64 : 128; //16 strobes
|
parameter MAX_BURST = 0 ? 64 : 128; //16 strobes
|
parameter HALF_BYTES = 32/2;
|
parameter HALF_BYTES = 32/2;
|
parameter LARGE_FIFO = 32 > MAX_BURST;
|
parameter LARGE_FIFO = 32 > MAX_BURST;
|
parameter SMALL_FIFO = 32 == 16;
|
parameter SMALL_FIFO = 32 == 16;
|
|
|
input clk;
|
input clk;
|
input reset;
|
input reset;
|
|
|
input update;
|
input update;
|
|
|
input [32-1:0] start_addr;
|
input [32-1:0] start_addr;
|
input [8-1:0] burst_max_size_reg;
|
input [8-1:0] burst_max_size_reg;
|
input [8-1:0] burst_max_size_other;
|
input [8-1:0] burst_max_size_other;
|
|
|
input allow_full_burst;
|
input allow_full_burst;
|
input allow_full_fifo;
|
input allow_full_fifo;
|
input joint_flush;
|
input joint_flush;
|
output [8-1:0] burst_max_size;
|
output [8-1:0] burst_max_size;
|
|
|
|
|
|
|
wire [8-1:0] burst_max_size_fifo;
|
wire [8-1:0] burst_max_size_fifo;
|
wire [8-1:0] burst_max_size_pre;
|
wire [8-1:0] burst_max_size_pre;
|
reg [8-1:0] burst_max_size;
|
reg [8-1:0] burst_max_size;
|
|
|
|
|
|
|
|
|
assign burst_max_size_fifo =
|
assign burst_max_size_fifo =
|
allow_full_burst | LARGE_FIFO ? MAX_BURST :
|
allow_full_burst | LARGE_FIFO ? MAX_BURST :
|
joint_flush & SMALL_FIFO ? HALF_BYTES :
|
joint_flush & SMALL_FIFO ? HALF_BYTES :
|
(burst_max_size_other > HALF_BYTES) & (burst_max_size_reg > HALF_BYTES) & (burst_max_size_other != burst_max_size_reg)
|
(burst_max_size_other > HALF_BYTES) & (burst_max_size_reg > HALF_BYTES) & (burst_max_size_other != burst_max_size_reg)
|
? HALF_BYTES :
|
? HALF_BYTES :
|
allow_full_fifo ? 32 : HALF_BYTES;
|
allow_full_fifo ? 32 : HALF_BYTES;
|
|
|
|
|
prgen_min2 #(8) min2_max(
|
prgen_min2 #(8) min2_max(
|
.a(burst_max_size_reg),
|
.a(burst_max_size_reg),
|
.b(burst_max_size_fifo),
|
.b(burst_max_size_fifo),
|
.min(burst_max_size_pre)
|
.min(burst_max_size_pre)
|
);
|
);
|
|
|
always @(posedge clk or posedge reset)
|
always @(posedge clk or posedge reset)
|
if (reset)
|
if (reset)
|
burst_max_size <= #1 {8{1'b0}};
|
burst_max_size <= #1 {8{1'b0}};
|
else if (update)
|
else if (update)
|
burst_max_size <= #1 burst_max_size_pre > MAX_BURST ? MAX_BURST : burst_max_size_pre;
|
burst_max_size <= #1 burst_max_size_pre > MAX_BURST ? MAX_BURST : burst_max_size_pre;
|
|
|
|
|
endmodule
|
endmodule
|
|
|
|
|
|
|