URL
https://opencores.org/ocsvn/eco32/eco32/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 15 |
Rev 270 |
* The "cool-lex" combinations of Ruskey and Williams, ex 7.2.1.3--55(b)
|
* The "cool-lex" combinations of Ruskey and Williams, ex 7.2.1.3--55(b)
|
s IS 4 % the number of 0-bits in each combination
|
s IS 4 % the number of 0-bits in each combination
|
t IS 3 % the number of 1-bits in each combination; s+t<=8 here
|
t IS 3 % the number of 1-bits in each combination; s+t<=8 here
|
bits GREG 0
|
bits GREG 0
|
ptr GREG 0
|
ptr GREG 0
|
LOC #100
|
LOC #100
|
Main LDA ptr,Data_Segment % assemble this with the -x switch!
|
Main LDA ptr,Data_Segment % assemble this with the -x switch!
|
SET bits,(1<
|
SET bits,(1<
|
1H PUSHJ $0,Visit
|
1H PUSHJ $0,Visit
|
ADDU $0,bits,1
|
ADDU $0,bits,1
|
AND $0,$0,bits
|
AND $0,$0,bits
|
SUBU $1,$0,1
|
SUBU $1,$0,1
|
XOR $1,$1,$0
|
XOR $1,$1,$0
|
ADDU $0,$1,1
|
ADDU $0,$1,1
|
AND $1,$1,bits
|
AND $1,$1,bits
|
AND $0,$0,bits
|
AND $0,$0,bits
|
ODIF $0,$0,1
|
ODIF $0,$0,1
|
SUBU $1,$1,$0
|
SUBU $1,$1,$0
|
ADDU bits,bits,$1
|
ADDU bits,bits,$1
|
SRU $0,bits,s+t
|
SRU $0,bits,s+t
|
PBZ $0,1B
|
PBZ $0,1B
|
TRAP 0,Halt,0 % simulate this with the -I switch!
|
TRAP 0,Halt,0 % simulate this with the -I switch!
|
Visit STBU bits,ptr,0
|
Visit STBU bits,ptr,0
|
INCL ptr,1
|
INCL ptr,1
|
POP 0,0
|
POP 0,0
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.