URL
https://opencores.org/ocsvn/eco32/eco32/trunk
[/] [eco32/] [tags/] [eco32-0.26/] [sim/] [except.h] - Diff between revs 8 and 270
Only display areas with differences |
Details |
Blame |
View Log
| Rev 8 |
Rev 270 |
/*
|
/*
|
* except.h -- exception handling
|
* except.h -- exception handling
|
*/
|
*/
|
|
|
|
|
#ifndef _EXCEPT_H_
|
#ifndef _EXCEPT_H_
|
#define _EXCEPT_H_
|
#define _EXCEPT_H_
|
|
|
|
|
#define EXC_BUS_TIMEOUT 16 /* bus timeout exception */
|
#define EXC_BUS_TIMEOUT 16 /* bus timeout exception */
|
#define EXC_ILL_INSTRCT 17 /* illegal instruction exception */
|
#define EXC_ILL_INSTRCT 17 /* illegal instruction exception */
|
#define EXC_PRV_INSTRCT 18 /* privileged instruction exception */
|
#define EXC_PRV_INSTRCT 18 /* privileged instruction exception */
|
#define EXC_DIVIDE 19 /* divide instruction exception */
|
#define EXC_DIVIDE 19 /* divide instruction exception */
|
#define EXC_TRAP 20 /* trap instruction exception */
|
#define EXC_TRAP 20 /* trap instruction exception */
|
#define EXC_TLB_MISS 21 /* TLB miss exception */
|
#define EXC_TLB_MISS 21 /* TLB miss exception */
|
#define EXC_TLB_WRITE 22 /* TLB write exception */
|
#define EXC_TLB_WRITE 22 /* TLB write exception */
|
#define EXC_TLB_INVALID 23 /* TLB invalid exception */
|
#define EXC_TLB_INVALID 23 /* TLB invalid exception */
|
#define EXC_ILL_ADDRESS 24 /* illegal address exception */
|
#define EXC_ILL_ADDRESS 24 /* illegal address exception */
|
#define EXC_PRV_ADDRESS 25 /* privileged address exception */
|
#define EXC_PRV_ADDRESS 25 /* privileged address exception */
|
|
|
|
|
void throwException(int exception);
|
void throwException(int exception);
|
void pushEnvironment(jmp_buf *environment);
|
void pushEnvironment(jmp_buf *environment);
|
void popEnvironment(void);
|
void popEnvironment(void);
|
|
|
|
|
#endif /* _EXCEPT_H_ */
|
#endif /* _EXCEPT_H_ */
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.