// Signalscan Version 6.7p1
|
// Signalscan Version 6.7p1
|
|
|
|
|
define noactivityindicator
|
define noactivityindicator
|
define analog waveform lines
|
define analog waveform lines
|
define add variable default overlay off
|
define add variable default overlay off
|
define waveform window analogheight 1
|
define waveform window analogheight 1
|
define terminal automatic
|
define terminal automatic
|
define buttons control \
|
define buttons control \
|
1 opensimmulationfile \
|
1 opensimmulationfile \
|
2 executedofile \
|
2 executedofile \
|
3 designbrowser \
|
3 designbrowser \
|
4 waveform \
|
4 waveform \
|
5 source \
|
5 source \
|
6 breakpoints \
|
6 breakpoints \
|
7 definesourcessearchpath \
|
7 definesourcessearchpath \
|
8 exit \
|
8 exit \
|
9 createbreakpoint \
|
9 createbreakpoint \
|
10 creategroup \
|
10 creategroup \
|
11 createmarker \
|
11 createmarker \
|
12 closesimmulationfile \
|
12 closesimmulationfile \
|
13 renamesimmulationfile \
|
13 renamesimmulationfile \
|
14 replacesimulationfiledata \
|
14 replacesimulationfiledata \
|
15 listopensimmulationfiles \
|
15 listopensimmulationfiles \
|
16 savedofile
|
16 savedofile
|
define buttons waveform \
|
define buttons waveform \
|
1 undo \
|
1 undo \
|
2 cut \
|
2 cut \
|
3 copy \
|
3 copy \
|
4 paste \
|
4 paste \
|
5 delete \
|
5 delete \
|
6 zoomin \
|
6 zoomin \
|
7 zoomout \
|
7 zoomout \
|
8 zoomoutfull \
|
8 zoomoutfull \
|
9 expand \
|
9 expand \
|
10 createmarker \
|
10 createmarker \
|
11 designbrowser:1 \
|
11 designbrowser:1 \
|
12 variableradixbinary \
|
12 variableradixbinary \
|
13 variableradixoctal \
|
13 variableradixoctal \
|
14 variableradixdecimal \
|
14 variableradixdecimal \
|
15 variableradixhexadecimal \
|
15 variableradixhexadecimal \
|
16 variableradixascii
|
16 variableradixascii
|
define buttons designbrowser \
|
define buttons designbrowser \
|
1 undo \
|
1 undo \
|
2 cut \
|
2 cut \
|
3 copy \
|
3 copy \
|
4 paste \
|
4 paste \
|
5 delete \
|
5 delete \
|
6 cdupscope \
|
6 cdupscope \
|
7 getallvariables \
|
7 getallvariables \
|
8 getdeepallvariables \
|
8 getdeepallvariables \
|
9 addvariables \
|
9 addvariables \
|
10 addvarsandclosewindow \
|
10 addvarsandclosewindow \
|
11 closewindow \
|
11 closewindow \
|
12 scopefiltermodule \
|
12 scopefiltermodule \
|
13 scopefiltertask \
|
13 scopefiltertask \
|
14 scopefilterfunction \
|
14 scopefilterfunction \
|
15 scopefilterblock \
|
15 scopefilterblock \
|
16 scopefilterprimitive
|
16 scopefilterprimitive
|
define buttons event \
|
define buttons event \
|
1 undo \
|
1 undo \
|
2 cut \
|
2 cut \
|
3 copy \
|
3 copy \
|
4 paste \
|
4 paste \
|
5 delete \
|
5 delete \
|
6 move \
|
6 move \
|
7 closewindow \
|
7 closewindow \
|
8 duplicate \
|
8 duplicate \
|
9 defineasrisingedge \
|
9 defineasrisingedge \
|
10 defineasfallingedge \
|
10 defineasfallingedge \
|
11 defineasanyedge \
|
11 defineasanyedge \
|
12 variableradixbinary \
|
12 variableradixbinary \
|
13 variableradixoctal \
|
13 variableradixoctal \
|
14 variableradixdecimal \
|
14 variableradixdecimal \
|
15 variableradixhexadecimal \
|
15 variableradixhexadecimal \
|
16 variableradixascii
|
16 variableradixascii
|
define buttons source \
|
define buttons source \
|
1 undo \
|
1 undo \
|
2 cut \
|
2 cut \
|
3 copy \
|
3 copy \
|
4 paste \
|
4 paste \
|
5 delete \
|
5 delete \
|
6 createbreakpoint \
|
6 createbreakpoint \
|
7 creategroup \
|
7 creategroup \
|
8 createmarker \
|
8 createmarker \
|
9 createevent \
|
9 createevent \
|
10 createregisterpage \
|
10 createregisterpage \
|
11 closewindow \
|
11 closewindow \
|
12 opensimmulationfile \
|
12 opensimmulationfile \
|
13 closesimmulationfile \
|
13 closesimmulationfile \
|
14 renamesimmulationfile \
|
14 renamesimmulationfile \
|
15 replacesimulationfiledata \
|
15 replacesimulationfiledata \
|
16 listopensimmulationfiles
|
16 listopensimmulationfiles
|
define buttons register \
|
define buttons register \
|
1 undo \
|
1 undo \
|
2 cut \
|
2 cut \
|
3 copy \
|
3 copy \
|
4 paste \
|
4 paste \
|
5 delete \
|
5 delete \
|
6 createregisterpage \
|
6 createregisterpage \
|
7 closewindow \
|
7 closewindow \
|
8 continuefor \
|
8 continuefor \
|
9 continueuntil \
|
9 continueuntil \
|
10 continueforever \
|
10 continueforever \
|
11 stop \
|
11 stop \
|
12 previous \
|
12 previous \
|
13 next \
|
13 next \
|
14 variableradixbinary \
|
14 variableradixbinary \
|
15 variableradixhexadecimal \
|
15 variableradixhexadecimal \
|
16 variableradixascii
|
16 variableradixascii
|
define show related transactions
|
define show related transactions
|
define exit prompt
|
define exit prompt
|
define event search direction forward
|
define event search direction forward
|
define variable nofullhierarchy
|
define variable nofullhierarchy
|
define variable nofilenames
|
define variable nofilenames
|
define variable nofullpathfilenames
|
define variable nofullpathfilenames
|
include bookmark with filenames
|
include bookmark with filenames
|
include scope history without filenames
|
include scope history without filenames
|
define waveform window listpane 4.96
|
define waveform window listpane 5.84
|
define waveform window namepane 15.18
|
define waveform window namepane 16.26
|
define multivalueindication
|
define multivalueindication
|
define pattern curpos dot
|
define pattern curpos dot
|
define pattern cursor1 dot
|
define pattern cursor1 dot
|
define pattern cursor2 dot
|
define pattern cursor2 dot
|
define pattern marker dot
|
define pattern marker dot
|
define print designer "Miha Dolenc"
|
define print designer "Miha Dolenc"
|
define print border
|
define print border
|
define print color blackonwhite
|
define print color blackonwhite
|
define print command "/usr/ucb/lpr -P%P"
|
define print command "/usr/ucb/lpr -P%P"
|
define print printer lp
|
define print printer lp
|
define print range visible
|
define print range visible
|
define print variable visible
|
define print variable visible
|
define rise fall time low threshold percentage 10
|
define rise fall time low threshold percentage 10
|
define rise fall time high threshold percentage 90
|
define rise fall time high threshold percentage 90
|
define rise fall time low value 0
|
define rise fall time low value 0
|
define rise fall time high value 3.3
|
define rise fall time high value 3.3
|
define sendmail command "/usr/lib/sendmail"
|
define sendmail command "/usr/lib/sendmail"
|
define sequence time width 30.00
|
define sequence time width 30.00
|
define snap
|
define snap
|
|
|
define source noprompt
|
define source noprompt
|
define time units default
|
define time units default
|
define userdefinedbussymbol
|
define userdefinedbussymbol
|
define user guide directory "/usr/local/designacc/signalscan-6.7p1/doc/html"
|
define user guide directory "/usr/local/designacc/signalscan-6.7p1/doc/html"
|
define waveform window grid off
|
define waveform window grid off
|
define waveform window waveheight 14
|
define waveform window waveheight 14
|
define waveform window wavespace 6
|
define waveform window wavespace 6
|
define web browser command netscape
|
define web browser command netscape
|
define zoom outfull on initial add off
|
define zoom outfull on initial add off
|
add group \
|
add group \
|
A \
|
A \
|
|
|
add group \
|
add group \
|
"WISHBONE common" \
|
"WISHBONE common" \
|
tb_ethernet.eth_top.wb_clk_i \
|
tb_ethernet.eth_top.wb_clk_i \
|
tb_ethernet.eth_top.wb_rst_i \
|
tb_ethernet.eth_top.wb_rst_i \
|
tb_ethernet.eth_top.wb_dat_i[31:0]'h \
|
tb_ethernet.eth_top.wb_dat_i[31:0]'h \
|
tb_ethernet.eth_top.wb_dat_o[31:0]'h \
|
tb_ethernet.eth_top.wb_dat_o[31:0]'h \
|
tb_ethernet.eth_top.wb_err_o \
|
tb_ethernet.eth_top.wb_err_o \
|
|
|
add group \
|
add group \
|
"WISHBONE slave signals" \
|
"WISHBONE slave signals" \
|
tb_ethernet.eth_top.wb_adr_i[11:2]'h \
|
tb_ethernet.eth_top.wb_adr_i[11:2]'h \
|
tb_ethernet.eth_top.wb_sel_i[3:0]'h \
|
tb_ethernet.eth_top.wb_sel_i[3:0]'h \
|
tb_ethernet.eth_top.wb_we_i \
|
tb_ethernet.eth_top.wb_we_i \
|
tb_ethernet.eth_top.wb_cyc_i \
|
tb_ethernet.eth_top.wb_cyc_i \
|
tb_ethernet.eth_top.wb_stb_i \
|
tb_ethernet.eth_top.wb_stb_i \
|
tb_ethernet.eth_top.wb_ack_o \
|
tb_ethernet.eth_top.wb_ack_o \
|
|
|
add group \
|
add group \
|
"WISHBONE master signals" \
|
"WISHBONE master signals" \
|
tb_ethernet.eth_top.m_wb_adr_o[31:0]'h \
|
tb_ethernet.eth_top.m_wb_adr_o[31:0]'h \
|
tb_ethernet.eth_top.m_wb_sel_o[3:0]'h \
|
tb_ethernet.eth_top.m_wb_sel_o[3:0]'h \
|
tb_ethernet.eth_top.m_wb_we_o \
|
tb_ethernet.eth_top.m_wb_we_o \
|
tb_ethernet.eth_top.m_wb_dat_i[31:0]'h \
|
tb_ethernet.eth_top.m_wb_dat_i[31:0]'h \
|
tb_ethernet.eth_top.m_wb_dat_o[31:0]'h \
|
tb_ethernet.eth_top.m_wb_dat_o[31:0]'h \
|
tb_ethernet.eth_top.m_wb_cyc_o \
|
tb_ethernet.eth_top.m_wb_cyc_o \
|
tb_ethernet.eth_top.m_wb_stb_o \
|
tb_ethernet.eth_top.m_wb_stb_o \
|
tb_ethernet.eth_top.m_wb_ack_i \
|
tb_ethernet.eth_top.m_wb_ack_i \
|
tb_ethernet.eth_top.m_wb_err_i \
|
tb_ethernet.eth_top.m_wb_err_i \
|
|
|
add group \
|
add group \
|
|
"MAC FIFO" \
|
|
tb_ethernet.eth_top.wishbone.rx_fifo.write \
|
|
tb_ethernet.eth_top.wishbone.rx_fifo.data_in[31:0]'h \
|
|
tb_ethernet.eth_top.wishbone.rx_fifo.write_pointer[3:0]'h \
|
|
tb_ethernet.eth_top.wishbone.rx_fifo.almost_full \
|
|
tb_ethernet.eth_top.wishbone.rx_fifo.full \
|
|
tb_ethernet.eth_top.wishbone.rx_fifo.read \
|
|
tb_ethernet.eth_top.wishbone.rx_fifo.data_out[31:0]'h \
|
|
tb_ethernet.eth_top.wishbone.rx_fifo.read_pointer[3:0]'h \
|
|
tb_ethernet.eth_top.wishbone.rx_fifo.almost_empty \
|
|
tb_ethernet.eth_top.wishbone.rx_fifo.empty \
|
|
|
|
add group \
|
|
"MAC registers" \
|
|
tb_ethernet.eth_top.ethreg1.MODEROut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.INT_SOURCEOut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.INT_MASKOut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.IPGTOut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.IPGR1Out[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.IPGR2Out[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.PACKETLENOut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.COLLCONFOut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.TX_BD_NUMOut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.CTRLMODEROut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.MIIMODEROut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.MIICOMMANDOut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.MIIADDRESSOut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.MIITX_DATAOut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.MIIRX_DATAOut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.MIISTATUSOut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.MAC_ADDR0Out[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.MAC_ADDR1Out[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.HASH0Out[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.HASH1Out[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.TXCTRLOut[31:0]'h \
|
|
|
|
add group \
|
|
testbench_test_signals \
|
|
tb_ethernet.test_mac_full_duplex_transmit.i_length's \
|
|
tb_ethernet.test_mac_full_duplex_transmit.tmp_len's \
|
|
|
|
add group \
|
"MAC common" \
|
"MAC common" \
|
tb_ethernet.eth_top.mcoll_pad_i \
|
tb_ethernet.eth_top.mcoll_pad_i \
|
tb_ethernet.eth_top.mcrs_pad_i \
|
tb_ethernet.eth_top.mcrs_pad_i \
|
|
|
add group \
|
add group \
|
"MAC TX" \
|
"MAC TX" \
|
tb_ethernet.eth_top.mtx_clk_pad_i \
|
tb_ethernet.eth_top.mtx_clk_pad_i \
|
tb_ethernet.eth_top.mtxd_pad_o[3:0]'h \
|
tb_ethernet.eth_top.mtxd_pad_o[3:0]'h \
|
tb_ethernet.eth_top.mtxen_pad_o \
|
tb_ethernet.eth_top.mtxen_pad_o \
|
tb_ethernet.eth_top.mtxerr_pad_o \
|
tb_ethernet.eth_top.mtxerr_pad_o \
|
|
|
add group \
|
add group \
|
"MAC RX" \
|
"MAC RX" \
|
tb_ethernet.eth_top.mrx_clk_pad_i \
|
tb_ethernet.eth_top.mrx_clk_pad_i \
|
tb_ethernet.eth_top.mrxd_pad_i[3:0]'h \
|
tb_ethernet.eth_top.mrxd_pad_i[3:0]'h \
|
tb_ethernet.eth_top.mrxdv_pad_i \
|
tb_ethernet.eth_top.mrxdv_pad_i \
|
tb_ethernet.eth_top.mrxerr_pad_i \
|
tb_ethernet.eth_top.mrxerr_pad_i \
|
|
|
add group \
|
add group \
|
"MAC MIIM interface" \
|
"MAC MIIM interface" \
|
tb_ethernet.eth_top.mdc_pad_o \
|
tb_ethernet.eth_top.mdc_pad_o \
|
tb_ethernet.eth_top.md_padoe_o \
|
tb_ethernet.eth_top.md_padoe_o \
|
tb_ethernet.eth_top.md_pad_o \
|
tb_ethernet.eth_top.md_pad_o \
|
tb_ethernet.eth_top.md_pad_i \
|
tb_ethernet.eth_top.md_pad_i \
|
tb_ethernet.eth_top.miim1.Busy \
|
tb_ethernet.eth_top.miim1.Busy \
|
tb_ethernet.eth_top.miim1.LinkFail \
|
tb_ethernet.eth_top.miim1.LinkFail \
|
tb_ethernet.eth_top.miim1.Nvalid \
|
tb_ethernet.eth_top.miim1.Nvalid \
|
tb_ethernet.eth_top.miim1.CtrlData[15:0]'h \
|
tb_ethernet.eth_top.miim1.CtrlData[15:0]'h \
|
tb_ethernet.eth_top.miim1.UpdateMIIRX_DATAReg \
|
tb_ethernet.eth_top.miim1.UpdateMIIRX_DATAReg \
|
tb_ethernet.eth_top.miim1.Prsd[15:0]'h \
|
tb_ethernet.eth_top.miim1.Prsd[15:0]'h \
|
tb_ethernet.eth_top.miim1.Divider[7:0]'h \
|
tb_ethernet.eth_top.miim1.Divider[7:0]'h \
|
|
|
add group \
|
add group \
|
"Test signals" \
|
"Test signals" \
|
tb_ethernet.test_name[799:0]'a \
|
tb_ethernet.test_name[799:0]'a \
|
|
tb_ethernet.eth_top.miim1.Nvalid \
|
|
tb_ethernet.eth_top.miim1.Busy \
|
|
tb_ethernet.eth_top.miim1.LinkFail \
|
|
tb_ethernet.eth_top.miim1.WriteDataOp \
|
|
tb_ethernet.eth_top.miim1.ReadStatusOp \
|
|
tb_ethernet.eth_top.miim1.ScanStatusOp \
|
tb_ethernet.eth_top.ethreg1.MIISTATUSOut[31:0]'h \
|
tb_ethernet.eth_top.ethreg1.MIISTATUSOut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.MIITX_DATAOut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.MIIRX_DATAOut[31:0]'h \
|
|
tb_ethernet.eth_top.ethreg1.MIIMODEROut[31:0]'h \
|
tb_ethernet.eth_top.miim1.InProgress \
|
tb_ethernet.eth_top.miim1.InProgress \
|
tb_ethernet.eth_top.miim1.InProgress_q1 \
|
tb_ethernet.eth_top.miim1.InProgress_q1 \
|
tb_ethernet.eth_top.miim1.InProgress_q2 \
|
tb_ethernet.eth_top.miim1.InProgress_q2 \
|
tb_ethernet.eth_top.miim1.InProgress_q3 \
|
tb_ethernet.eth_top.miim1.InProgress_q3 \
|
tb_ethernet.eth_top.miim1.shftrg.ShiftReg[7:0]'h \
|
tb_ethernet.eth_top.miim1.shftrg.ShiftReg[7:0]'h \
|
tb_ethernet.eth_phy.status_bit6_0[6:0]'h \
|
tb_ethernet.eth_phy.status_bit6_0[6:0]'h \
|
tb_ethernet.eth_phy.control_bit8_0[8:0]'h \
|
tb_ethernet.eth_phy.control_bit8_0[8:0]'h \
|
tb_ethernet.eth_phy.control_bit9 \
|
tb_ethernet.eth_phy.control_bit9 \
|
tb_ethernet.eth_phy.control_bit14_10[14:10]'h \
|
tb_ethernet.eth_phy.control_bit14_10[14:10]'h \
|
tb_ethernet.eth_phy.control_bit15 \
|
tb_ethernet.eth_phy.control_bit15 \
|
tb_ethernet.eth_phy.eth_speed \
|
tb_ethernet.eth_phy.eth_speed \
|
tb_ethernet.eth_phy.m_rst_n_i \
|
tb_ethernet.eth_phy.m_rst_n_i \
|
tb_ethernet.eth_phy.mcoll_o \
|
tb_ethernet.eth_phy.mcoll_o \
|
tb_ethernet.eth_phy.mcrs_o \
|
tb_ethernet.eth_phy.mcrs_o \
|
tb_ethernet.eth_phy.md_get_phy_address \
|
tb_ethernet.eth_phy.md_get_phy_address \
|
tb_ethernet.eth_phy.md_get_reg_address \
|
tb_ethernet.eth_phy.md_get_reg_address \
|
tb_ethernet.eth_phy.md_get_reg_data_in \
|
tb_ethernet.eth_phy.md_get_reg_data_in \
|
tb_ethernet.eth_phy.md_put_reg_data_in \
|
tb_ethernet.eth_phy.md_put_reg_data_in \
|
tb_ethernet.eth_phy.md_put_reg_data_out \
|
tb_ethernet.eth_phy.md_put_reg_data_out \
|
tb_ethernet.eth_phy.reg_data_in[15:0]'h \
|
tb_ethernet.eth_phy.reg_data_in[15:0]'h \
|
tb_ethernet.eth_phy.reg_data_out[15:0]'h \
|
tb_ethernet.eth_phy.reg_data_out[15:0]'h \
|
tb_ethernet.eth_phy.register_bus_in[15:0]'h \
|
tb_ethernet.eth_phy.register_bus_in[15:0]'h \
|
tb_ethernet.eth_phy.register_bus_out[15:0]'h \
|
tb_ethernet.eth_phy.register_bus_out[15:0]'h \
|
tb_ethernet.eth_phy.reg_address[4:0]'h \
|
tb_ethernet.eth_phy.reg_address[4:0]'h \
|
tb_ethernet.eth_phy.md_io_output \
|
tb_ethernet.eth_phy.md_io_output \
|
tb_ethernet.eth_phy.md_io_enable \
|
tb_ethernet.eth_phy.md_io_enable \
|
tb_ethernet.eth_phy.md_io \
|
tb_ethernet.eth_phy.md_io \
|
tb_ethernet.Mdc_O \
|
tb_ethernet.Mdc_O \
|
tb_ethernet.Mdi_I \
|
tb_ethernet.Mdi_I \
|
tb_ethernet.Mdio_IO \
|
tb_ethernet.Mdio_IO \
|
tb_ethernet.Mdo_O \
|
tb_ethernet.Mdo_O \
|
tb_ethernet.Mdo_OE \
|
tb_ethernet.Mdo_OE \
|
tb_ethernet.eth_phy.md_io_enable \
|
tb_ethernet.eth_phy.md_io_enable \
|
tb_ethernet.eth_phy.md_io_output \
|
tb_ethernet.eth_phy.md_io_output \
|
tb_ethernet.eth_phy.md_io_rd_wr \
|
tb_ethernet.eth_phy.md_io_rd_wr \
|
tb_ethernet.eth_phy.md_io_reg \
|
tb_ethernet.eth_phy.md_io_reg \
|
tb_ethernet.eth_phy.m_rst_n_i \
|
tb_ethernet.eth_phy.m_rst_n_i \
|
tb_ethernet.eth_phy.md_transfer_cnt'd \
|
tb_ethernet.eth_phy.md_transfer_cnt'd \
|
tb_ethernet.eth_phy.md_transfer_cnt_reset \
|
tb_ethernet.eth_phy.md_transfer_cnt_reset \
|
tb_ethernet.eth_phy.mdc_i \
|
tb_ethernet.eth_phy.mdc_i \
|
tb_ethernet.eth_phy.mrx_clk_o \
|
tb_ethernet.eth_phy.mrx_clk_o \
|
tb_ethernet.eth_phy.mrxd_o[3:0]'h \
|
tb_ethernet.eth_phy.mrxd_o[3:0]'h \
|
tb_ethernet.eth_phy.mrxdv_o \
|
tb_ethernet.eth_phy.mrxdv_o \
|
tb_ethernet.eth_phy.mrxerr_o \
|
tb_ethernet.eth_phy.mrxerr_o \
|
tb_ethernet.eth_phy.mtx_clk_o \
|
tb_ethernet.eth_phy.mtx_clk_o \
|
tb_ethernet.eth_phy.mtxd_i[3:0]'h \
|
tb_ethernet.eth_phy.mtxd_i[3:0]'h \
|
tb_ethernet.eth_phy.mtxen_i \
|
tb_ethernet.eth_phy.mtxen_i \
|
tb_ethernet.eth_phy.mtxerr_i \
|
tb_ethernet.eth_phy.mtxerr_i \
|
tb_ethernet.eth_phy.phy_address[4:0]'h \
|
tb_ethernet.eth_phy.phy_address[4:0]'h \
|
tb_ethernet.eth_phy.phy_id1[15:0]'h \
|
tb_ethernet.eth_phy.phy_id1[15:0]'h \
|
tb_ethernet.eth_phy.phy_id2[15:0]'h \
|
tb_ethernet.eth_phy.phy_id2[15:0]'h \
|
tb_ethernet.eth_phy.phy_log[31:0]'h \
|
tb_ethernet.eth_phy.phy_log[31:0]'h \
|
tb_ethernet.eth_phy.reg_address[4:0]'h \
|
tb_ethernet.eth_phy.reg_address[4:0]'h \
|
tb_ethernet.eth_phy.register_bus_in[15:0]'h \
|
tb_ethernet.eth_phy.register_bus_in[15:0]'h \
|
tb_ethernet.eth_phy.register_bus_out[15:0]'h \
|
tb_ethernet.eth_phy.register_bus_out[15:0]'h \
|
tb_ethernet.eth_phy.registers_addr_data_test_operation \
|
tb_ethernet.eth_phy.registers_addr_data_test_operation \
|
tb_ethernet.eth_phy.rx_link_down_halfperiod \
|
tb_ethernet.eth_phy.rx_link_down_halfperiod \
|
( \
|
( \
|
minmax 0 93 \
|
minmax 0 93 \
|
) \
|
) \
|
tb_ethernet.eth_phy.self_clear_d0 \
|
tb_ethernet.eth_phy.self_clear_d0 \
|
tb_ethernet.eth_phy.self_clear_d1 \
|
tb_ethernet.eth_phy.self_clear_d1 \
|
tb_ethernet.eth_phy.self_clear_d2 \
|
tb_ethernet.eth_phy.self_clear_d2 \
|
tb_ethernet.eth_phy.self_clear_d3 \
|
tb_ethernet.eth_phy.self_clear_d3 \
|
tb_ethernet.eth_phy.status_bit6_0[6:0]'h \
|
tb_ethernet.eth_phy.status_bit6_0[6:0]'h \
|
tb_ethernet.eth_phy.status_bit7 \
|
tb_ethernet.eth_phy.status_bit7 \
|
tb_ethernet.eth_phy.status_bit8 \
|
tb_ethernet.eth_phy.status_bit8 \
|
tb_ethernet.eth_phy.status_bit15_9[15:9]'h \
|
tb_ethernet.eth_phy.status_bit15_9[15:9]'h \
|
|
|
|
|
deselect all
|
deselect all
|
open window designbrowser 1 geometry 56 117 855 550
|
open window designbrowser 1 geometry 56 119 855 550
|
open window waveform 1 geometry 10 59 1592 1094
|
open window waveform 1 geometry 10 59 1592 1094
|
zoom at 4981823.979(0)ns 0.00025639 0.00000000
|
zoom at 0(0)ns 0.00000403 0.00000000
|
|
|