OpenCores
URL https://opencores.org/ocsvn/flha/flha/trunk

Subversion Repositories flha

[/] [flha/] [trunk/] [VHDL/] [Core/] [MUX2.vhd] - Diff between revs 4 and 6

Only display areas with differences | Details | Blame | View Log

Rev 4 Rev 6
---- $Author: songching $
---- $Author: songching $
---- $Date: 2004-04-07 15:38:47 $
---- $Date: 2004-04-07 15:38:47 $
---- $Revision: 1.1 $
---- $Revision: 1.1 $
----------------------------------------------------------------------
----------------------------------------------------------------------
---- $Log: not supported by cvs2svn $
---- $Log: not supported by cvs2svn $
----------------------------------------------------------------------
----------------------------------------------------------------------
----
----
---- Copyright (C) 2004 Song Ching Koh, Free Software Foundation, Inc. and OPENCORES.ORG
---- Copyright (C) 2004 Song Ching Koh, Free Software Foundation, Inc. and OPENCORES.ORG
----
----
---- This program is free software; you can redistribute it and/or modify
---- This program is free software; you can redistribute it and/or modify
---- it under the terms of the GNU General Public License as published by
---- it under the terms of the GNU General Public License as published by
---- the Free Software Foundation; either version 2 of the License, or
---- the Free Software Foundation; either version 2 of the License, or
---- (at your option) any later version.
---- (at your option) any later version.
----
----
---- This program is distributed in the hope that it will be useful,
---- This program is distributed in the hope that it will be useful,
---- but WITHOUT ANY WARRANTY; without even the implied warranty of
---- but WITHOUT ANY WARRANTY; without even the implied warranty of
---- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
---- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
---- GNU General Public License for more details.
---- GNU General Public License for more details.
----
----
---- You should have received a copy of the GNU General Public License
---- You should have received a copy of the GNU General Public License
---- along with this program; if not, write to the Free Software
---- along with this program; if not, write to the Free Software
---- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
---- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 
 
library IEEE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 
 
--  Uncomment the following lines to use the declarations that are
--  Uncomment the following lines to use the declarations that are
--  provided for instantiating Xilinx primitive components.
--  provided for instantiating Xilinx primitive components.
--library UNISIM;
--library UNISIM;
--use UNISIM.VComponents.all;
--use UNISIM.VComponents.all;
 
 
entity MUX2 is
entity MUX2 is
    Port ( A : in std_logic_vector(63 downto 0);
    Port ( A : in std_logic_vector(63 downto 0);
           B : in std_logic_vector(63 downto 0);
           B : in std_logic_vector(63 downto 0);
           Sel : in std_logic;
           Sel : in std_logic;
           Output : out std_logic_vector(63 downto 0));
           Output : out std_logic_vector(63 downto 0));
end MUX2;
end MUX2;
 
 
architecture mux2_structure of MUX2 is
architecture mux2_structure of MUX2 is
begin
begin
        mux: process(A, B, Sel)
        mux: process(A, B, Sel)
        begin
        begin
                if Sel = '1' then
                if Sel = '1' then
                        Output <= B;
                        Output <= B;
                else
                else
                        Output <= A;
                        Output <= A;
                end if;
                end if;
        end process mux;
        end process mux;
end mux2_structure;
end mux2_structure;
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.