---- $Author: songching $
|
---- $Author: songching $
|
---- $Date: 2004-04-07 15:38:47 $
|
---- $Date: 2004-04-07 15:38:47 $
|
---- $Revision: 1.1 $
|
---- $Revision: 1.1 $
|
----------------------------------------------------------------------
|
----------------------------------------------------------------------
|
---- $Log: not supported by cvs2svn $
|
---- $Log: not supported by cvs2svn $
|
----------------------------------------------------------------------
|
----------------------------------------------------------------------
|
----
|
----
|
---- Copyright (C) 2004 Song Ching Koh, Free Software Foundation, Inc. and OPENCORES.ORG
|
---- Copyright (C) 2004 Song Ching Koh, Free Software Foundation, Inc. and OPENCORES.ORG
|
----
|
----
|
---- This program is free software; you can redistribute it and/or modify
|
---- This program is free software; you can redistribute it and/or modify
|
---- it under the terms of the GNU General Public License as published by
|
---- it under the terms of the GNU General Public License as published by
|
---- the Free Software Foundation; either version 2 of the License, or
|
---- the Free Software Foundation; either version 2 of the License, or
|
---- (at your option) any later version.
|
---- (at your option) any later version.
|
----
|
----
|
---- This program is distributed in the hope that it will be useful,
|
---- This program is distributed in the hope that it will be useful,
|
---- but WITHOUT ANY WARRANTY; without even the implied warranty of
|
---- but WITHOUT ANY WARRANTY; without even the implied warranty of
|
---- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
---- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
---- GNU General Public License for more details.
|
---- GNU General Public License for more details.
|
----
|
----
|
---- You should have received a copy of the GNU General Public License
|
---- You should have received a copy of the GNU General Public License
|
---- along with this program; if not, write to the Free Software
|
---- along with this program; if not, write to the Free Software
|
---- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
---- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
library IEEE;
|
library IEEE;
|
use IEEE.STD_LOGIC_1164.ALL;
|
use IEEE.STD_LOGIC_1164.ALL;
|
use IEEE.STD_LOGIC_ARITH.ALL;
|
use IEEE.STD_LOGIC_ARITH.ALL;
|
use IEEE.STD_LOGIC_UNSIGNED.ALL;
|
use IEEE.STD_LOGIC_UNSIGNED.ALL;
|
|
|
-- Uncomment the following lines to use the declarations that are
|
-- Uncomment the following lines to use the declarations that are
|
-- provided for instantiating Xilinx primitive components.
|
-- provided for instantiating Xilinx primitive components.
|
--library UNISIM;
|
--library UNISIM;
|
--use UNISIM.VComponents.all;
|
--use UNISIM.VComponents.all;
|
|
|
entity max8to8 is
|
entity max8to8 is
|
Port ( A : in std_logic_vector(63 downto 0);
|
Port ( A : in std_logic_vector(63 downto 0);
|
B : in std_logic_vector(63 downto 0);
|
B : in std_logic_vector(63 downto 0);
|
C : out std_logic_vector(63 downto 0));
|
C : out std_logic_vector(63 downto 0));
|
end max8to8;
|
end max8to8;
|
|
|
architecture max8to8_structure of max8to8 is
|
architecture max8to8_structure of max8to8 is
|
COMPONENT maximum
|
COMPONENT maximum
|
PORT(
|
PORT(
|
A : IN std_logic_vector(7 downto 0);
|
A : IN std_logic_vector(7 downto 0);
|
B : IN std_logic_vector(7 downto 0);
|
B : IN std_logic_vector(7 downto 0);
|
C : OUT std_logic_vector(7 downto 0)
|
C : OUT std_logic_vector(7 downto 0)
|
);
|
);
|
END COMPONENT;
|
END COMPONENT;
|
begin
|
begin
|
Inst_maximum7to0: maximum PORT MAP(
|
Inst_maximum7to0: maximum PORT MAP(
|
A => A(7 downto 0),
|
A => A(7 downto 0),
|
B => B(7 downto 0),
|
B => B(7 downto 0),
|
C => C(7 downto 0)
|
C => C(7 downto 0)
|
);
|
);
|
Inst_maximum15to8: maximum PORT MAP(
|
Inst_maximum15to8: maximum PORT MAP(
|
A => A(15 downto 8),
|
A => A(15 downto 8),
|
B => B(15 downto 8),
|
B => B(15 downto 8),
|
C => C(15 downto 8)
|
C => C(15 downto 8)
|
);
|
);
|
Inst_maximum23to16: maximum PORT MAP(
|
Inst_maximum23to16: maximum PORT MAP(
|
A => A(23 downto 16),
|
A => A(23 downto 16),
|
B => B(23 downto 16),
|
B => B(23 downto 16),
|
C => C(23 downto 16)
|
C => C(23 downto 16)
|
);
|
);
|
Inst_maximum31to24: maximum PORT MAP(
|
Inst_maximum31to24: maximum PORT MAP(
|
A => A(31 downto 24),
|
A => A(31 downto 24),
|
B => B(31 downto 24),
|
B => B(31 downto 24),
|
C => C(31 downto 24)
|
C => C(31 downto 24)
|
);
|
);
|
Inst_maximum39to32: maximum PORT MAP(
|
Inst_maximum39to32: maximum PORT MAP(
|
A => A(39 downto 32),
|
A => A(39 downto 32),
|
B => B(39 downto 32),
|
B => B(39 downto 32),
|
C => C(39 downto 32)
|
C => C(39 downto 32)
|
);
|
);
|
Inst_maximum47to40: maximum PORT MAP(
|
Inst_maximum47to40: maximum PORT MAP(
|
A => A(47 downto 40),
|
A => A(47 downto 40),
|
B => B(47 downto 40),
|
B => B(47 downto 40),
|
C => C(47 downto 40)
|
C => C(47 downto 40)
|
);
|
);
|
Inst_maximum55to48: maximum PORT MAP(
|
Inst_maximum55to48: maximum PORT MAP(
|
A => A(55 downto 48),
|
A => A(55 downto 48),
|
B => B(55 downto 48),
|
B => B(55 downto 48),
|
C => C(55 downto 48)
|
C => C(55 downto 48)
|
);
|
);
|
Inst_maximum63to56: maximum PORT MAP(
|
Inst_maximum63to56: maximum PORT MAP(
|
A => A(63 downto 56),
|
A => A(63 downto 56),
|
B => B(63 downto 56),
|
B => B(63 downto 56),
|
C => C(63 downto 56)
|
C => C(63 downto 56)
|
);
|
);
|
end max8to8_structure;
|
end max8to8_structure;
|
|
|
