URL
https://opencores.org/ocsvn/funbase_ip_library/funbase_ip_library/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 178 |
Rev 185 |
|
|
|
|
|
|
|
|
|
|
|
|
Altera
|
Altera
|
ip.hwp.cpu
|
ip.hwp.cpu
|
nios_ii_sram
|
nios_ii_sram
|
2.0
|
2.0
|
Nios2 SRAM subsystem
|
Nios2 SRAM subsystem
|
|
|
|
|
clk
|
clk
|
|
|
|
|
|
|
false
|
false
|
|
|
|
|
|
|
CLK
|
CLK
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
clk_clk
|
clk_clk
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
8
|
8
|
little
|
little
|
|
|
|
|
hibi_master
|
hibi_master
|
|
|
|
|
|
|
|
|
|
|
false
|
false
|
|
|
|
|
|
|
AV
|
AV
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
hibi_pe_dma_av_out
|
hibi_pe_dma_av_out
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
COMM
|
COMM
|
|
|
4
|
4
|
0
|
0
|
|
|
|
|
|
|
hibi_pe_dma_comm_out
|
hibi_pe_dma_comm_out
|
|
|
4
|
4
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
DATA
|
DATA
|
|
|
31
|
31
|
0
|
0
|
|
|
|
|
|
|
hibi_pe_dma_data_out
|
hibi_pe_dma_data_out
|
|
|
31
|
31
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
RE
|
RE
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
hibi_pe_dma_re_out
|
hibi_pe_dma_re_out
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
WE
|
WE
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
hibi_pe_dma_we_out
|
hibi_pe_dma_we_out
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
8
|
8
|
little
|
little
|
|
|
|
|
rst_n
|
rst_n
|
|
|
|
|
|
|
false
|
false
|
|
|
|
|
|
|
RESETn
|
RESETn
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
reset_reset_n
|
reset_reset_n
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
8
|
8
|
little
|
little
|
|
|
|
|
sram_if
|
sram_if
|
|
|
|
|
|
|
false
|
false
|
|
|
|
|
|
|
SRAM_ADDR_FROM_SRAM
|
SRAM_ADDR_FROM_SRAM
|
|
|
17
|
17
|
0
|
0
|
|
|
|
|
|
|
sram_ADDR
|
sram_ADDR
|
|
|
17
|
17
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
SRAM_CE_N_FROM_SRAM
|
SRAM_CE_N_FROM_SRAM
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
sram_CE_N
|
sram_CE_N
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
SRAM_DQ_TO_AND_FROM_SRAM
|
SRAM_DQ_TO_AND_FROM_SRAM
|
|
|
15
|
15
|
0
|
0
|
|
|
|
|
|
|
sram_DQ
|
sram_DQ
|
|
|
15
|
15
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
SRAM_LB_N_FROM_SRAM
|
SRAM_LB_N_FROM_SRAM
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
sram_LB_N
|
sram_LB_N
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
SRAM_OE_N_FROM_SRAM
|
SRAM_OE_N_FROM_SRAM
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
sram_OE_N
|
sram_OE_N
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
SRAM_UB_N_FROM_SRAM
|
SRAM_UB_N_FROM_SRAM
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
sram_UB_N
|
sram_UB_N
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
SRAM_WE_N_FROM_SRAM
|
SRAM_WE_N_FROM_SRAM
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
sram_WE_N
|
sram_WE_N
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
8
|
8
|
little
|
little
|
|
|
|
|
hibi_slave
|
hibi_slave
|
|
|
|
|
|
|
|
|
|
|
false
|
false
|
|
|
|
|
|
|
AV
|
AV
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
hibi_pe_dma_av_in
|
hibi_pe_dma_av_in
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
COMM
|
COMM
|
|
|
4
|
4
|
0
|
0
|
|
|
|
|
|
|
hibi_pe_dma_comm_in
|
hibi_pe_dma_comm_in
|
|
|
4
|
4
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
DATA
|
DATA
|
|
|
31
|
31
|
0
|
0
|
|
|
|
|
|
|
hibi_pe_dma_data_in
|
hibi_pe_dma_data_in
|
|
|
31
|
31
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
EMPTY
|
EMPTY
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
hibi_pe_dma_empty_in
|
hibi_pe_dma_empty_in
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
FULL
|
FULL
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
hibi_pe_dma_full_in
|
hibi_pe_dma_full_in
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
8
|
8
|
little
|
little
|
|
|
|
|
|
|
|
|
avalon_addr_space
|
avalon_addr_space
|
Avalon address space. (local)
|
Avalon address space. (local)
|
4G
|
4G
|
32
|
32
|
|
|
|
|
.bss
|
.bss
|
0x00800000
|
0x00800000
|
512
|
512
|
|
|
|
|
.entry
|
.entry
|
0x00800400
|
0x00800400
|
512
|
512
|
|
|
|
|
.exceptions
|
.exceptions
|
0x00800200
|
0x00800200
|
512
|
512
|
|
|
|
|
.heap
|
.heap
|
0x00800800
|
0x00800800
|
512
|
512
|
|
|
|
|
.rodata
|
.rodata
|
0x00800E00
|
0x00800E00
|
512
|
512
|
|
|
|
|
.rwdata
|
.rwdata
|
0x00800A00
|
0x00800A00
|
512
|
512
|
|
|
|
|
.stack
|
.stack
|
0x00800600
|
0x00800600
|
512
|
512
|
|
|
|
|
.text
|
.text
|
0x00800C00
|
0x00800C00
|
512
|
512
|
|
|
|
|
Shared_memory
|
Shared_memory
|
0x1000000
|
0x1000000
|
4K
|
4K
|
|
|
|
|
8
|
8
|
|
|
avalon_addr_space
|
avalon_addr_space
|
|
|
HIBI_PE_DMA
|
HIBI_PE_DMA
|
0x0
|
0x0
|
4
|
4
|
32
|
32
|
reserved
|
reserved
|
|
|
|
|
JTAG_UART
|
JTAG_UART
|
0x4
|
0x4
|
4
|
4
|
32
|
32
|
reserved
|
reserved
|
|
|
|
|
TIMER
|
TIMER
|
0x8
|
0x8
|
4
|
4
|
32
|
32
|
reserved
|
reserved
|
|
|
|
|
SRAM
|
SRAM
|
0x00800000
|
0x00800000
|
8M
|
8M
|
32
|
32
|
memory
|
memory
|
|
|
|
|
SYSID
|
SYSID
|
0x10
|
0x10
|
4
|
4
|
32
|
32
|
reserved
|
reserved
|
|
|
|
|
ONCHIP_MEM
|
ONCHIP_MEM
|
0x1000000
|
0x1000000
|
4K
|
4K
|
32
|
32
|
memory
|
memory
|
|
|
|
|
|
|
|
|
hibi_addr_space
|
hibi_addr_space
|
HIBI address space
|
HIBI address space
|
4G
|
4G
|
32
|
32
|
8
|
8
|
|
|
|
|
|
|
|
|
hibi_mem_map
|
hibi_mem_map
|
|
|
hibi_addr_block
|
hibi_addr_block
|
0x0
|
0x0
|
4
|
4
|
32
|
32
|
reserved
|
reserved
|
|
|
32
|
32
|
|
|
|
|
|
|
|
|
|
|
rtl
|
rtl
|
VHDL:Quartus:
|
VHDL:Quartus:
|
nios2_sram
|
nios2_sram
|
|
|
hdlSources
|
hdlSources
|
|
|
|
|
|
|
|
|
|
|
sram_ADDR
|
sram_ADDR
|
|
|
out
|
out
|
|
|
17
|
17
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
sram_CE_N
|
sram_CE_N
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
sram_DQ
|
sram_DQ
|
|
|
inout
|
inout
|
|
|
15
|
15
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
sram_LB_N
|
sram_LB_N
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
sram_OE_N
|
sram_OE_N
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
sram_UB_N
|
sram_UB_N
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
sram_WE_N
|
sram_WE_N
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
clk_clk
|
clk_clk
|
|
|
in
|
in
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
hibi_pe_dma_av_in
|
hibi_pe_dma_av_in
|
|
|
in
|
in
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
hibi_pe_dma_av_out
|
hibi_pe_dma_av_out
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
hibi_pe_dma_comm_in
|
hibi_pe_dma_comm_in
|
|
|
in
|
in
|
|
|
4
|
4
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
hibi_pe_dma_comm_out
|
hibi_pe_dma_comm_out
|
|
|
out
|
out
|
|
|
4
|
4
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
hibi_pe_dma_data_in
|
hibi_pe_dma_data_in
|
|
|
in
|
in
|
|
|
31
|
31
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
hibi_pe_dma_data_out
|
hibi_pe_dma_data_out
|
|
|
out
|
out
|
|
|
31
|
31
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
hibi_pe_dma_empty_in
|
hibi_pe_dma_empty_in
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
hibi_pe_dma_full_in
|
hibi_pe_dma_full_in
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
hibi_pe_dma_re_out
|
hibi_pe_dma_re_out
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
hibi_pe_dma_we_out
|
hibi_pe_dma_we_out
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
reset_reset_n
|
reset_reset_n
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
hdlSources
|
hdlSources
|
Includes all generated nios2 subsystem sourcefiles in Quartus IP file
|
Includes all generated nios2 subsystem sourcefiles in Quartus IP file
|
|
|
hdl/nios2_sram.sopcinfo
|
hdl/nios2_sram.sopcinfo
|
sopcInfoFile
|
sopcInfoFile
|
false
|
false
|
|
|
|
|
hdl/nios2_sram.qsys
|
hdl/nios2_sram.qsys
|
qsysFile
|
qsysFile
|
false
|
false
|
|
|
|
|
hdl/nios2_sram/synthesis/nios2_sram.qip
|
hdl/nios2_sram/synthesis/nios2_sram.qip
|
quartusIpFile
|
quartusIpFile
|
false
|
false
|
|
|
|
|
|
|
nios2_sbt_files
|
nios2_sbt_files
|
|
|
hdl/components.ipx
|
hdl/components.ipx
|
alteraIpxFile
|
alteraIpxFile
|
false
|
false
|
|
|
|
|
|
|
ucosii_bsp
|
|
Contains the BSP files generated by Altera tools for SW view ucosii
|
|
generatedFiles
|
|
|
|
BSP/alt_sys_init.c
|
|
cSource
|
|
false
|
|
|
|
|
|
BSP/linker.h
|
|
cSource
|
|
cppSource
|
|
false
|
|
|
|
|
|
BSP/linker.x
|
|
linkerFile
|
|
false
|
|
|
|
|
|
BSP/Makefile
|
|
makefile
|
|
false
|
|
|
|
|
|
BSP/mem_init.mk
|
|
mkFile
|
|
false
|
|
|
|
|
|
BSP/memory.gdb
|
|
gdbFile
|
|
false
|
|
|
|
|
|
BSP/public.mk
|
|
mkFile
|
|
false
|
|
|
|
|
|
BSP/settings.bsp
|
|
BSPFile
|
|
false
|
|
|
|
|
|
BSP/summary.html
|
|
htmlFile
|
|
false
|
|
|
|
|
|
BSP/system.h
|
|
cSource
|
|
cppSource
|
|
false
|
|
|
|
BSP/drivers
|
|
BSP/HAL
|
|
BSP/UCOSII
|
|
|
|
|
|
|
|
|
|
nios2_qsys_0
|
nios2_qsys_0
|
|
|
|
|
|
|
|
|
|
|
|
|
IP
|
IP
|
HW
|
HW
|
Fixed
|
Fixed
|
|
|
|
|
|
|
ucosii
|
ucosii
|
|
|
ucosii_bsp
|
|
|
|
cSource
|
cSource
|
nios2-elf-gcc
|
nios2-elf-gcc
|
|
|
false
|
false
|
|
|
|
|
sopcInfoFile
|
sopcInfoFile
|
nios2-bsp ucosii
|
nios2-bsp ucosii
|
|
|
nios2_qsys_0
|
nios2_qsys_0
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.