|
|
|
|
|
|
TUT
|
TUT
|
ip.hwp.communication
|
ip.hwp.communication
|
basic_tester_rx
|
basic_tester_rx
|
1.0
|
1.0
|
Simple unit for receiving test data. There are separate units for transmitting (tx) and receiving (rx). This one can check the data coming from a IP (e.g. via HIBI). The other unit can send the commands to the tested IP.
|
Simple unit for receiving test data. There are separate units for transmitting (tx) and receiving (rx). This one can check the data coming from a IP (e.g. via HIBI). The other unit can send the commands to the tested IP.
|
|
|
This IP-XACT component is fixed to 32-bit data and 5-bit command.
|
This IP-XACT component is fixed to 32-bit data and 5-bit command.
|
|
|
Works only in simulation because configuration is done with ASCII file.
|
Works only in simulation because configuration is done with ASCII file.
|
|
|
|
|
clock
|
clock
|
|
|
|
|
|
|
false
|
false
|
|
|
|
|
|
|
CLK
|
CLK
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
clk
|
clk
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
8
|
8
|
little
|
little
|
|
|
|
|
hibi_master
|
hibi_master
|
Tester sends data via this port. Regular and hi-prior data muxed. Addr and data muxed also.
|
Tester sends data via this port. Regular and hi-prior data muxed. Addr and data muxed also.
|
|
|
|
|
|
|
false
|
false
|
|
|
|
|
|
|
RE
|
RE
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
agent_re_out
|
agent_re_out
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
8
|
8
|
little
|
little
|
|
|
|
|
hibi_slave
|
hibi_slave
|
|
|
|
|
|
|
false
|
false
|
|
|
|
|
|
|
ONE_D
|
ONE_D
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
agent_one_d_in
|
agent_one_d_in
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
EMPTY
|
EMPTY
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
agent_empty_in
|
agent_empty_in
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
COMM
|
COMM
|
|
|
4
|
4
|
0
|
0
|
|
|
|
|
|
|
agent_comm_in
|
agent_comm_in
|
|
|
4
|
4
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
AV
|
AV
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
agent_av_in
|
agent_av_in
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
DATA
|
DATA
|
|
|
31
|
31
|
0
|
0
|
|
|
|
|
|
|
agent_data_in
|
agent_data_in
|
|
|
31
|
31
|
0
|
0
|
|
|
|
|
|
|
|
|
8
|
8
|
little
|
little
|
|
|
|
|
reset
|
reset
|
|
|
|
|
|
|
false
|
false
|
|
|
|
|
|
|
RESETn
|
RESETn
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
rst_n
|
rst_n
|
|
|
0
|
0
|
0
|
0
|
|
|
|
|
|
|
|
|
8
|
8
|
little
|
little
|
|
|
|
|
|
|
|
|
|
|
rtl
|
rtl
|
VHDL::
|
VHDL::
|
|
|
rtl
|
rtl
|
|
|
|
|
|
|
|
|
|
|
agent_av_in
|
agent_av_in
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
agent_comm_in
|
agent_comm_in
|
|
|
in
|
in
|
|
|
4
|
4
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
agent_data_in
|
agent_data_in
|
|
|
in
|
in
|
|
|
31
|
31
|
0
|
0
|
|
|
|
|
|
|
|
|
|
|
agent_empty_in
|
agent_empty_in
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
agent_one_d_in
|
agent_one_d_in
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
agent_re_out
|
agent_re_out
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
clk
|
clk
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
done_out
|
done_out
|
|
|
out
|
out
|
|
|
|
|
|
|
|
|
rst_n
|
rst_n
|
Active low
|
Active low
|
|
|
in
|
in
|
|
|
|
|
|
|
|
|
|
|
|
|
comm_width_g
|
comm_width_g
|
5
|
5
|
|
|
|
|
conf_file_g
|
conf_file_g
|
File that contains parameters for expected incoming data
|
File that contains parameters for expected incoming data
|
test_rx.txt
|
test_rx.txt
|
|
|
|
|
data_width_g
|
data_width_g
|
32
|
32
|
|
|
|
|
|
|
|
|
|
|
rtl
|
rtl
|
VHDL sources
|
VHDL sources
|
|
|
../vhd/txt_util.vhd
|
../vhd/txt_util.vhd
|
vhdlSource
|
vhdlSource
|
false
|
false
|
work
|
work
|
|
|
false
|
|
|
|
|
|
|
|
../vhd/basic_tester_pkg.vhd
|
../vhd/basic_tester_pkg.vhd
|
vhdlSource
|
vhdlSource
|
false
|
false
|
work
|
work
|
|
|
false
|
|
|
|
|
|
|
|
../vhd/basic_tester_rx.vhd
|
../vhd/basic_tester_rx.vhd
|
vhdlSource
|
vhdlSource
|
false
|
false
|
work
|
work
|
|
|
false
|
|
|
|
|
|
|
|
vhdlSource
|
vhdlSource
|
vcom
|
vcom
|
-check_synthesis
|
-check_synthesis
|
false
|
false
|
|
|
|
|
|
|
example_usage
|
example_usage
|
Instantiates tx, rx and 2 hibi wrappers. Tx sends few values. Rx catches them and checks their contents and reception times.
|
Instantiates tx, rx and 2 hibi wrappers. Tx sends few values. Rx catches them and checks their contents and reception times.
|
|
|
../tb/tb_basic_tester.vhd
|
../tb/tb_basic_tester.vhd
|
vhdlSource
|
vhdlSource
|
false
|
false
|
work
|
work
|
|
|
false
|
|
|
|
Top-level. Generates clock and reset, instantiates basic tester tx+rx and hibi wrappers.
|
Top-level. Generates clock and reset, instantiates basic tester tx+rx and hibi wrappers.
|
|
|
|
|
../vhd/basic_tester_tx.vhd
|
../vhd/basic_tester_tx.vhd
|
vhdlSource
|
vhdlSource
|
false
|
false
|
work
|
work
|
|
|
false
|
|
|
|
Receiver unit.
|
Receiver unit.
|
|
|
|
|
../sim/test_tx.txt
|
../sim/test_tx.txt
|
ASCII
|
ASCII
|
false
|
false
|
|
|
false
|
|
|
|
Contents of transmitted values
|
Contents of transmitted values
|
|
|
|
|
../sim/compile_all.sh
|
../sim/compile_all.sh
|
shell script
|
shell script
|
false
|
false
|
|
|
false
|
|
|
|
|
|
Creates VHDL libraries and compiles everything.
|
Creates VHDL libraries and compiles everything.
|
|
|
|
|
|
|
../sim/tb_basic_tester.do
|
../sim/tb_basic_tester.do
|
Modelsim macro
|
Modelsim macro
|
false
|
false
|
|
|
false
|
|
|
|
Sets up the wave viewer
|
Sets up the wave viewer
|
|
|
|
|
../sim/test_rx.txt
|
../sim/test_rx.txt
|
ASCII
|
ASCII
|
false
|
false
|
|
|
false
|
|
|
|
Expected values for the receiver
|
Expected values for the receiver
|
|
|
|
|
|
|
vhdlSource
|
vhdlSource
|
vcom
|
vcom
|
-check_synthesis
|
-check_synthesis
|
false
|
false
|
|
|
../../../../ip.hwp.storage/fifos
|
../../../../ip.hwp.storage/fifos
|
../../../../ip.hwp.storage/fifos/multi_clk/vhd
|
../../../../ip.hwp.storage/fifos/multiclk_fifo/1.0/vhd
|
../../../hibi/3.0/vhd
|
../../../hibi/3.0/vhd
|
|
|
|
|
|
|
|
|
|
|
IP
|
IP
|
HW
|
HW
|
Fixed
|
Fixed
|
|
|
|
|
|
|
|
|
|
|