`timescale 1ns/1ns
|
`timescale 1ns/1ns
|
|
|
module rtc_timer_tb ;
|
module rtc_timer_tb ;
|
|
|
reg rst;
|
reg rst;
|
reg clk;
|
reg clk;
|
wire [37:0] time_reg_ns;
|
wire [37:0] time_reg_ns;
|
wire [47:0] time_reg_sec;
|
wire [47:0] time_reg_sec;
|
reg period_ld;
|
reg period_ld;
|
reg [39:0] period_in;
|
reg [39:0] period_in;
|
reg [37:0] time_acc_modulo;
|
reg [37:0] time_acc_modulo;
|
reg adj_ld;
|
reg adj_ld;
|
reg [31:0] adj_ld_data;
|
reg [31:0] adj_ld_data;
|
reg [39:0] period_adj;
|
reg [39:0] period_adj;
|
reg time_ld;
|
reg time_ld;
|
reg [37:0] time_reg_ns_in;
|
reg [37:0] time_reg_ns_in;
|
reg [47:0] time_reg_sec_in;
|
reg [47:0] time_reg_sec_in;
|
rtc
|
rtc
|
DUT (
|
DUT (
|
.rst (rst ) ,
|
.rst (rst ) ,
|
.clk (clk ) ,
|
.clk (clk ) ,
|
.time_ld (time_ld ) ,
|
.time_ld (time_ld ) ,
|
.time_reg_ns_in (time_reg_ns_in ) ,
|
.time_reg_ns_in (time_reg_ns_in ) ,
|
.time_reg_sec_in (time_reg_sec_in ) ,
|
.time_reg_sec_in (time_reg_sec_in ) ,
|
.time_reg_ns (time_reg_ns ) ,
|
.time_reg_ns (time_reg_ns ) ,
|
.time_reg_sec (time_reg_sec ) ,
|
.time_reg_sec (time_reg_sec ) ,
|
.period_ld (period_ld ) ,
|
.period_ld (period_ld ) ,
|
.period_in (period_in ) ,
|
.period_in (period_in ) ,
|
.time_acc_modulo (time_acc_modulo ) ,
|
.time_acc_modulo (time_acc_modulo ) ,
|
.adj_ld (adj_ld ) ,
|
.adj_ld (adj_ld ) ,
|
.period_adj (period_adj ) ,
|
.period_adj (period_adj ) ,
|
.adj_ld_data (adj_ld_data ) );
|
.adj_ld_data (adj_ld_data ) );
|
|
|
|
|
initial begin
|
initial begin
|
clk = 1'b0;
|
clk = 1'b0;
|
forever #4 clk = !clk;
|
forever #4 clk = !clk;
|
end
|
end
|
initial begin
|
initial begin
|
rst = 1'b0;
|
rst = 1'b0;
|
@(posedge clk);
|
@(posedge clk);
|
rst = 1'b1;
|
rst = 1'b1;
|
@(posedge clk);
|
@(posedge clk);
|
rst = 1'b0;
|
rst = 1'b0;
|
end
|
end
|
initial begin
|
initial begin
|
#2000 $stop;
|
#2000 $stop;
|
end
|
end
|
|
|
// main process
|
// main process
|
integer i;
|
integer i;
|
initial begin
|
initial begin
|
|
|
/////////////////////////
|
/////////////////////////
|
// reset default values
|
// reset default values
|
/////////////////////////
|
/////////////////////////
|
|
|
@(posedge rst);
|
@(posedge rst);
|
// frequency load
|
// frequency load
|
period_ld = 1'b0;
|
period_ld = 1'b0;
|
period_in[39:32] = 8'h00; // ns
|
period_in[39:32] = 8'h00; // ns
|
period_in[31: 0] = 32'h00000000; // ns fraction
|
period_in[31: 0] = 32'h00000000; // ns fraction
|
time_acc_modulo = 38'd256_000000000;
|
time_acc_modulo = 38'd256_000000000;
|
// time load
|
// time load
|
time_ld = 1'b0;
|
time_ld = 1'b0;
|
time_reg_ns_in[37:8] = 30'd0; // ns
|
time_reg_ns_in[37:8] = 30'd0; // ns
|
time_reg_ns_in[ 7:0] = 8'h00; // ns fraction
|
time_reg_ns_in[ 7:0] = 8'h00; // ns fraction
|
time_reg_sec_in = 48'd0;
|
time_reg_sec_in = 48'd0;
|
// time fine tune load
|
// time fine tune load
|
adj_ld = 1'b0;
|
adj_ld = 1'b0;
|
adj_ld_data = 32'd10;
|
adj_ld_data = 32'd10;
|
period_adj = 40'h00_00000000;
|
period_adj = 40'h00_00000000;
|
@(negedge rst);
|
@(negedge rst);
|
|
|
////////////////////
|
////////////////////
|
// time adjustment
|
// time adjustment
|
////////////////////
|
////////////////////
|
|
|
for (i=0; i<20; i=i+1) @(posedge clk);
|
for (i=0; i<20; i=i+1) @(posedge clk);
|
// load default period
|
// load default period
|
period_ld = 1'b1;
|
period_ld = 1'b1;
|
period_in[39:32] = 8'h08; // ns
|
period_in[39:32] = 8'h08; // ns
|
period_in[31: 0] = 32'h00000000; // ns fraction
|
period_in[31: 0] = 32'h00000000; // ns fraction
|
@(posedge clk);
|
@(posedge clk);
|
period_ld = 1'b0;
|
period_ld = 1'b0;
|
|
|
for (i=0; i<20; i=i+1) @(posedge clk);
|
for (i=0; i<20; i=i+1) @(posedge clk);
|
// fine tune time difference by 0
|
// fine tune time difference by 0
|
adj_ld = 1'b1;
|
adj_ld = 1'b1;
|
adj_ld_data = 32'd10;
|
adj_ld_data = 32'd10;
|
period_adj[39:32] = 8'h00; // ns // can be negative?
|
period_adj[39:32] = 8'h00; // ns // can be negative?
|
period_adj[31: 0] = 32'h00000000; // ns fraction
|
period_adj[31: 0] = 32'h00000000; // ns fraction
|
@(posedge clk);
|
@(posedge clk);
|
adj_ld = 1'b0;
|
adj_ld = 1'b0;
|
|
|
for (i=0; i<20; i=i+1) @(posedge clk);
|
for (i=0; i<20; i=i+1) @(posedge clk);
|
// load time ToD values
|
// load time ToD values
|
time_ld = 1'b1;
|
time_ld = 1'b1;
|
time_reg_ns_in[37:8] = 30'd999999990; // ns
|
time_reg_ns_in[37:8] = 30'd999999990; // ns
|
time_reg_ns_in[ 7:0] = 8'h00; // ns fraction
|
time_reg_ns_in[ 7:0] = 8'h00; // ns fraction
|
time_reg_sec_in = 48'd10;
|
time_reg_sec_in = 48'd10;
|
@(posedge clk);
|
@(posedge clk);
|
time_ld = 1'b0;
|
time_ld = 1'b0;
|
|
|
for (i=0; i<20; i=i+1) @(posedge clk);
|
for (i=0; i<20; i=i+1) @(posedge clk);
|
// fine tune frequency difference
|
// fine tune frequency difference
|
period_ld = 1'b1;
|
period_ld = 1'b1;
|
period_in[39:32] = 8'h08; // ns
|
period_in[39:32] = 8'h08; // ns
|
period_in[31: 0] = 32'h10200000; // ns fraction
|
period_in[31: 0] = 32'h10200000; // ns fraction
|
@(posedge clk);
|
@(posedge clk);
|
period_ld = 1'b0;
|
period_ld = 1'b0;
|
|
|
for (i=0; i<20; i=i+1) @(posedge clk);
|
for (i=0; i<20; i=i+1) @(posedge clk);
|
// fine tune time difference
|
// fine tune time difference
|
adj_ld = 1'b1;
|
adj_ld = 1'b1;
|
adj_ld_data = 32'd10;
|
adj_ld_data = 32'd10;
|
period_adj[39:32] = 8'h02; // ns // can be negative?
|
period_adj[39:32] = 8'h02; // ns // can be negative?
|
period_adj[31: 0] = 32'h20800000; // ns fraction
|
period_adj[31: 0] = 32'h20800000; // ns fraction
|
@(posedge clk);
|
@(posedge clk);
|
adj_ld = 1'b0;
|
adj_ld = 1'b0;
|
end
|
end
|
|
|
// sec+ns watchpoint
|
// sec+ns watchpoint
|
wire [29:0] time_acc_modulo_ns_ = time_acc_modulo[37:8];
|
wire [29:0] time_acc_modulo_ns_ = time_acc_modulo[37:8];
|
wire [47:0] time_reg_sec_in_ = time_reg_sec_in[47:0];
|
wire [47:0] time_reg_sec_in_ = time_reg_sec_in[47:0];
|
wire [29:0] time_reg_ns_in_ = time_reg_ns_in[37:8];
|
wire [29:0] time_reg_ns_in_ = time_reg_ns_in[37:8];
|
wire [47:0] time_reg_sec_ = time_reg_sec[47:0];
|
wire [47:0] time_reg_sec_ = time_reg_sec[47:0];
|
wire [29:0] time_reg_ns_ = time_reg_ns[37:8];
|
wire [29:0] time_reg_ns_ = time_reg_ns[37:8];
|
wire [ 7:0] period_ns_ = period_in[39:32];
|
wire [ 7:0] period_ns_ = period_in[39:32];
|
wire [ 7:0] period_adj_ns_ = period_adj[39:32];
|
wire [ 7:0] period_adj_ns_ = period_adj[39:32];
|
|
wire time_reg_sec_inc_ = DUT.time_acc_48s_inc;
|
// ns fraction watchpoint
|
// ns fraction watchpoint
|
wire [ 7:0] time_acc_modulo_ns_f = time_acc_modulo[7:0];
|
wire [ 7:0] time_acc_modulo_ns_f = time_acc_modulo[7:0];
|
wire [ 7:0] time_reg_ns_in_f = time_reg_ns_in[7:0];
|
wire [ 7:0] time_reg_ns_in_f = time_reg_ns_in[7:0];
|
wire [ 7:0] time_reg_ns_f = time_reg_ns[7:0];
|
wire [ 7:0] time_reg_ns_f = time_reg_ns[7:0];
|
wire [31:0] period_ns_f = period_in[31:0];
|
wire [31:0] period_ns_f = period_in[31:0];
|
wire [31:0] period_adj_ns_f = period_adj[31:0];
|
wire [31:0] period_adj_ns_f = period_adj[31:0];
|
|
|
// ns time incremental watchpoint
|
// ns time incremental watchpoint
|
reg [47:0] time_reg_sec__d1;
|
reg [47:0] time_reg_sec__d1;
|
reg [29:0] time_reg_ns__d1;
|
reg [29:0] time_reg_ns__d1;
|
always @(posedge clk) begin
|
always @(posedge clk) begin
|
time_reg_sec__d1 <= time_reg_sec_;
|
time_reg_sec__d1 <= time_reg_sec_;
|
time_reg_ns__d1 <= time_reg_ns_;
|
time_reg_ns__d1 <= time_reg_ns_;
|
end
|
end
|
wire [29:0] time_reg_ns__delta = (time_reg_sec__d1!=time_reg_sec_)?
|
wire [29:0] time_reg_ns__delta = (time_reg_sec__d1!=time_reg_sec_)?
|
(time_acc_modulo_ns_-(time_reg_ns__d1-time_reg_ns_)):
|
(time_acc_modulo_ns_-(time_reg_ns__d1-time_reg_ns_)):
|
(time_reg_ns_-time_reg_ns__d1);
|
(time_reg_ns_-time_reg_ns__d1);
|
|
|
// Delta-Sigma circuit watchpoint
|
// Delta-Sigma circuit watchpoint
|
wire [23:0] time_adj_08n_32f_24f = rtc_timer_tb.DUT.time_adj_08n_32f[23:0];
|
wire [23:0] time_adj_08n_32f_24f = rtc_timer_tb.DUT.time_adj_08n_32f[23:0];
|
|
|
endmodule
|
endmodule
|
|
|
|
|