URL
https://opencores.org/ocsvn/ha1588/ha1588/trunk
[/] [ha1588/] [trunk/] [sim/] [top/] [ha1588_tb.v] - Diff between revs 21 and 24
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
| Rev 21 |
Rev 24 |
`timescale 1ns/1ns
|
`timescale 1ns/1ns
|
|
|
module ha1588_tb ();
|
module ha1588_tb ();
|
|
|
reg up_clk;
|
reg up_clk;
|
wire up_wr, up_rd;
|
wire up_wr, up_rd;
|
wire [ 7:0] up_addr;
|
wire [ 7:0] up_addr;
|
wire [31:0] up_data_wr, up_data_rd;
|
wire [31:0] up_data_wr, up_data_rd;
|
initial begin
|
initial begin
|
up_clk = 1'b0;
|
up_clk = 1'b0;
|
forever #5 up_clk = !up_clk;
|
forever #5 up_clk = !up_clk;
|
end
|
end
|
|
|
reg rtc_clk;
|
reg rtc_clk;
|
initial begin
|
initial begin
|
rtc_clk = 1'b0;
|
rtc_clk = 1'b0;
|
forever #4 rtc_clk = !rtc_clk;
|
forever #4 rtc_clk = !rtc_clk;
|
end
|
end
|
|
|
reg rst;
|
reg rst;
|
initial begin
|
initial begin
|
rst = 1'b1;
|
rst = 1'b1;
|
#10 rst = 1'b0;
|
#10 rst = 1'b0;
|
end
|
end
|
|
|
|
wire rx_gmii_clk;
|
|
wire rx_gmii_ctrl;
|
|
wire [ 7:0] rx_gmii_data;
|
|
wire tx_gmii_clk;
|
|
wire tx_gmii_ctrl;
|
|
wire [ 7:0] tx_gmii_data;
|
|
|
|
gmii_rx_bfm NIC_DRV_RX_BFM (
|
|
.gmii_rxclk(rx_gmii_clk),
|
|
.gmii_rxctrl(rx_gmii_ctrl),
|
|
.gmii_rxdata(rx_gmii_data)
|
|
);
|
|
|
|
gmii_tx_bfm NIC_DRV_TX_BFM (
|
|
.gmii_txclk(tx_gmii_clk),
|
|
.gmii_txctrl(tx_gmii_ctrl),
|
|
.gmii_txdata(tx_gmii_data)
|
|
);
|
|
|
ptp_drv_bfm_sv PTP_DRV_BFM (
|
ptp_drv_bfm_sv PTP_DRV_BFM (
|
.up_clk(up_clk),
|
.up_clk(up_clk),
|
.up_wr(up_wr),
|
.up_wr(up_wr),
|
.up_rd(up_rd),
|
.up_rd(up_rd),
|
.up_addr(up_addr),
|
.up_addr(up_addr),
|
.up_data_wr(up_data_wr),
|
.up_data_wr(up_data_wr),
|
.up_data_rd(up_data_rd)
|
.up_data_rd(up_data_rd)
|
);
|
);
|
|
|
ha1588 PTP_HA_DUT(
|
ha1588 PTP_HA_DUT (
|
.rst(rst),
|
.rst(rst),
|
.clk(up_clk),
|
.clk(up_clk),
|
.wr_in(up_wr),
|
.wr_in(up_wr),
|
.rd_in(up_rd),
|
.rd_in(up_rd),
|
.addr_in(up_addr),
|
.addr_in(up_addr),
|
.data_in(up_data_wr),
|
.data_in(up_data_wr),
|
.data_out(up_data_rd),
|
.data_out(up_data_rd),
|
|
|
.rtc_clk(rtc_clk),
|
.rtc_clk(rtc_clk),
|
|
|
.rx_gmii_clk(),
|
.rx_gmii_clk(rx_gmii_clk),
|
.rx_gmii_ctrl(),
|
.rx_gmii_ctrl(rx_gmii_ctrl),
|
.rx_gmii_data(),
|
.rx_gmii_data(rx_gmii_data),
|
.tx_gmii_clk(),
|
.tx_gmii_clk(tx_gmii_clk),
|
.tx_gmii_ctrl(),
|
.tx_gmii_ctrl(tx_gmii_ctrl),
|
.tx_gmii_data()
|
.tx_gmii_data(tx_gmii_data)
|
);
|
);
|
|
|
initial begin
|
initial begin
|
ha1588_tb.PTP_DRV_BFM.up_start = 1;
|
ha1588_tb.PTP_DRV_BFM.up_start = 1;
|
#100000000 $stop;
|
#100000000 $stop;
|
end
|
end
|
|
|
endmodule
|
endmodule
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.