/*
|
/*
|
* $tsu_queue_tb.v
|
* $tsu_queue_tb.v
|
*
|
*
|
* Copyright (c) 2012, BBY&HW. All rights reserved.
|
* Copyright (c) 2012, BBY&HW. All rights reserved.
|
*
|
*
|
* This library is free software; you can redistribute it and/or
|
* This library is free software; you can redistribute it and/or
|
* modify it under the terms of the GNU Lesser General Public
|
* modify it under the terms of the GNU Lesser General Public
|
* License as published by the Free Software Foundation; either
|
* License as published by the Free Software Foundation; either
|
* version 2.1 of the License, or (at your option) any later version.
|
* version 2.1 of the License, or (at your option) any later version.
|
*
|
*
|
* This library is distributed in the hope that it will be useful,
|
* This library is distributed in the hope that it will be useful,
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
* Lesser General Public License for more details.
|
* Lesser General Public License for more details.
|
*
|
*
|
* You should have received a copy of the GNU Lesser General Public
|
* You should have received a copy of the GNU Lesser General Public
|
* License along with this library; if not, write to the Free Software
|
* License along with this library; if not, write to the Free Software
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
* MA 02110-1301 USA
|
* MA 02110-1301 USA
|
*/
|
*/
|
|
|
`timescale 1ns/1ns
|
`timescale 1ns/1ns
|
|
|
module tsu_queue_tb;
|
module tsu_queue_tb;
|
|
|
reg rst;
|
reg rst;
|
wire gmii_rxclk;
|
wire gmii_rxclk;
|
wire gmii_rxctrl;
|
wire gmii_rxctrl;
|
wire [ 7:0] gmii_rxdata;
|
wire [ 7:0] gmii_rxdata;
|
wire gmii_txclk;
|
wire gmii_txclk;
|
wire gmii_txctrl;
|
wire gmii_txctrl;
|
wire [ 7:0] gmii_txdata;
|
wire [ 7:0] gmii_txdata;
|
reg rtc_timer_clk;
|
reg rtc_timer_clk;
|
reg [79:0] rtc_timer_in;
|
reg [79:0] rtc_timer_in;
|
reg q_rd_clk;
|
reg q_rd_clk;
|
reg q_rd_en;
|
reg q_rd_en;
|
wire [ 7:0] q_rd_stat;
|
wire [ 7:0] q_rd_stat;
|
wire [63:0] q_rd_data;
|
wire [63:0] q_rd_data;
|
|
|
initial begin
|
initial begin
|
// emulate the hardware behavior when power-up
|
// emulate the hardware behavior when power-up
|
DUT_RX.ts_ack = 1'b0;
|
DUT_RX.ts_ack = 1'b0;
|
DUT_TX.ts_ack = 1'b0;
|
DUT_TX.ts_ack = 1'b0;
|
|
|
rst = 1'b0;
|
rst = 1'b0;
|
#10 rst = 1'b1;
|
#10 rst = 1'b1;
|
#20 rst = 1'b0;
|
#20 rst = 1'b0;
|
|
|
fork
|
fork
|
@(posedge BFM_RX.eof_rx);
|
@(posedge BFM_RX.eof_rx);
|
@(posedge BFM_TX.eof_tx);
|
@(posedge BFM_TX.eof_tx);
|
join
|
join
|
#100 $stop;
|
#100 $stop;
|
end
|
end
|
|
|
initial begin
|
initial begin
|
q_rd_clk = 1'b0;
|
q_rd_clk = 1'b0;
|
forever #5 q_rd_clk = !q_rd_clk;
|
forever #5 q_rd_clk = !q_rd_clk;
|
end
|
end
|
|
|
initial begin
|
initial begin
|
rtc_timer_clk = 1'b0;
|
rtc_timer_clk = 1'b0;
|
forever #4 rtc_timer_clk = !rtc_timer_clk;
|
forever #4 rtc_timer_clk = !rtc_timer_clk;
|
end
|
end
|
|
|
initial begin
|
initial begin
|
rtc_timer_in = 80'd0;
|
rtc_timer_in = 80'd0;
|
forever @(posedge rtc_timer_clk) rtc_timer_in = rtc_timer_in +1;
|
forever @(posedge rtc_timer_clk) rtc_timer_in = rtc_timer_in +1;
|
end
|
end
|
|
|
tsu DUT_RX
|
tsu DUT_RX
|
(
|
(
|
.rst(rst),
|
.rst(rst),
|
|
|
.gmii_clk(gmii_rxclk),
|
.gmii_clk(gmii_rxclk),
|
.gmii_ctrl(gmii_rxctrl),
|
.gmii_ctrl(gmii_rxctrl),
|
.gmii_data(gmii_rxdata),
|
.gmii_data(gmii_rxdata),
|
|
|
.rtc_timer_clk(rtc_timer_clk),
|
.rtc_timer_clk(rtc_timer_clk),
|
.rtc_timer_in(rtc_timer_in),
|
.rtc_timer_in(rtc_timer_in),
|
|
|
.q_rst(rst),
|
.q_rst(rst),
|
.q_rd_clk(q_rd_clk),
|
.q_rd_clk(q_rd_clk),
|
.q_rd_en(q_rd_en),
|
.q_rd_en(q_rd_en),
|
.q_rd_stat(q_rd_stat),
|
.q_rd_stat(q_rd_stat),
|
.q_rd_data(q_rd_data)
|
.q_rd_data(q_rd_data)
|
);
|
);
|
|
|
gmii_rx_bfm BFM_RX
|
gmii_rx_bfm BFM_RX
|
(
|
(
|
.gmii_rxclk(gmii_rxclk),
|
.gmii_rxclk(gmii_rxclk),
|
.gmii_rxctrl(gmii_rxctrl),
|
.gmii_rxctrl(gmii_rxctrl),
|
.gmii_rxdata(gmii_rxdata)
|
.gmii_rxdata(gmii_rxdata)
|
);
|
);
|
|
|
|
|
tsu DUT_TX
|
tsu DUT_TX
|
(
|
(
|
.rst(rst),
|
.rst(rst),
|
|
|
.gmii_clk(gmii_txclk),
|
.gmii_clk(gmii_txclk),
|
.gmii_ctrl(gmii_txctrl),
|
.gmii_ctrl(gmii_txctrl),
|
.gmii_data(gmii_txdata),
|
.gmii_data(gmii_txdata),
|
|
|
.rtc_timer_clk(rtc_timer_clk),
|
.rtc_timer_clk(rtc_timer_clk),
|
.rtc_timer_in(rtc_timer_in),
|
.rtc_timer_in(rtc_timer_in),
|
|
|
.q_rst(rst),
|
.q_rst(rst),
|
.q_rd_clk(q_rd_clk),
|
.q_rd_clk(q_rd_clk),
|
.q_rd_en(),
|
.q_rd_en(),
|
.q_rd_stat(),
|
.q_rd_stat(),
|
.q_rd_data()
|
.q_rd_data()
|
);
|
);
|
|
|
gmii_tx_bfm BFM_TX
|
gmii_tx_bfm BFM_TX
|
(
|
(
|
.gmii_txclk(gmii_txclk),
|
.gmii_txclk(gmii_txclk),
|
.gmii_txctrl(gmii_txctrl),
|
.gmii_txctrl(gmii_txctrl),
|
.gmii_txdata(gmii_txdata)
|
.gmii_txdata(gmii_txdata)
|
);
|
);
|
|
|
|
integer rx_ptp_event_cnt;
|
|
initial begin
|
|
rx_ptp_event_cnt = 0;
|
|
forever @(posedge DUT_RX.q_wr_en) begin
|
|
rx_ptp_event_cnt = rx_ptp_event_cnt + 1;
|
|
$display("%d", BFM_RX.num_rx);
|
|
end
|
|
end
|
|
|
|
integer tx_ptp_event_cnt;
|
|
initial begin
|
|
tx_ptp_event_cnt = 0;
|
|
forever @(posedge DUT_TX.q_wr_en) begin
|
|
tx_ptp_event_cnt = tx_ptp_event_cnt + 1;
|
|
//$display("%d", BFM_TX.num_tx);
|
|
end
|
|
end
|
|
|
endmodule
|
endmodule
|
|
|
|
|
