OpenCores
URL https://opencores.org/ocsvn/instruction_list_pipelined_processor_with_peripherals/instruction_list_pipelined_processor_with_peripherals/trunk

Subversion Repositories instruction_list_pipelined_processor_with_peripherals

[/] [instruction_list_pipelined_processor_with_peripherals/] [trunk/] [hdl/] [defines.v] - Diff between revs 8 and 10

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 8 Rev 10
 
////////////////////////////////////////////////////////////////////////////////////////////////
 
////                                                                                                                    ////
 
////                                                                                                                    ////
 
////    This file is part of the project                                                                                        ////
 
////    "instruction_list_pipelined_processor_with_peripherals"                                                         ////
 
////                                                                                                                    ////
 
////  http://opencores.org/project,instruction_list_pipelined_processor_with_peripherals        ////
 
////                                                                                                                    ////
 
////                                                                                                                    ////
 
////                             Author:                                                                                ////
 
////                            - Mahesh Sukhdeo Palve                                                                                                  ////
 
////                                                                                                                                                                            ////
 
////////////////////////////////////////////////////////////////////////////////////////////////
 
////////////////////////////////////////////////////////////////////////////////////////////////
 
////                                                                                                                                                                            ////
 
////                                                                                                                                                            ////
 
////                                                                                                                    ////
 
////                                    This source file may be used and distributed without                    ////
 
////                                    restriction provided that this copyright statement is not               ////
 
////                                    removed from the file and that any derivative work contains             ////
 
////                                    the original copyright notice and the associated disclaimer.            ////
 
////                                                                                                                    ////
 
////                                    This source file is free software; you can redistribute it              ////
 
////                                    and/or modify it under the terms of the GNU Lesser General              ////
 
////                                    Public License as published by the Free Software Foundation;            ////
 
////                                    either version 2.1 of the License, or (at your option) any              ////
 
////                                    later version.                                                          ////
 
////                                                                                                                    ////
 
////                                    This source is distributed in the hope that it will be                  ////
 
////                                    useful, but WITHOUT ANY WARRANTY; without even the implied              ////
 
////                                    warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR                 ////
 
////                                    PURPOSE.  See the GNU Lesser General Public License for more            ////
 
////                                    details.                                                                ////
 
////                                                                                                                    ////
 
////                                    You should have received a copy of the GNU Lesser General               ////
 
////                                    Public License along with this source; if not, download it              ////
 
////                                    from http://www.opencores.org/lgpl.shtml                                ////
 
////                                                                                                                    ////
 
////////////////////////////////////////////////////////////////////////////////////////////////
 
 
// 8-bit Pipelined Processor defines
// 8-bit Pipelined Processor defines
 
 
`define         immDataLen                      8
`define         immDataLen                      8
 
 
// program counter & instruction register
// program counter & instruction register
`define         instAddrLen                     10                      // 10-bit address => 1024 inst in rom
`define         instAddrLen                     10                      // 10-bit address => 1024 inst in rom
`define         instLen                         15                      // 15-bit fixed-length instructions
`define         instLen                         15                      // 15-bit fixed-length instructions
`define         instOpCodeLen           5
`define         instOpCodeLen           5
`define         instFieldLen            10
`define         instFieldLen            10
 
 
 
 
// control unit
// control unit
`define         cuStateLen                      4               // max 16 states
`define         cuStateLen                      4               // max 16 states
`define         END                                     `instOpCodeLen'b0
`define         END                                     `instOpCodeLen'b0
`define         JMP                                     `instOpCodeLen'b1
`define         JMP                                     `instOpCodeLen'b1
`define         Ld                                              `instOpCodeLen'b10
`define         Ld                                              `instOpCodeLen'b10
`define         Ldi                                     `instOpCodeLen'b11
`define         Ldi                                     `instOpCodeLen'b11
`define         ST                                              `instOpCodeLen'b100
`define         ST                                              `instOpCodeLen'b100
`define         ADD                                     `instOpCodeLen'b101
`define         ADD                                     `instOpCodeLen'b101
`define         SUB                                     `instOpCodeLen'b110
`define         SUB                                     `instOpCodeLen'b110
`define         MUL                                     `instOpCodeLen'b111
`define         MUL                                     `instOpCodeLen'b111
`define         DIV                                     `instOpCodeLen'b1000
`define         DIV                                     `instOpCodeLen'b1000
`define         AND                                     `instOpCodeLen'b1001
`define         AND                                     `instOpCodeLen'b1001
`define         OR                                              `instOpCodeLen'b1010
`define         OR                                              `instOpCodeLen'b1010
`define         XOR                                     `instOpCodeLen'b1011
`define         XOR                                     `instOpCodeLen'b1011
`define         GrT                                     `instOpCodeLen'b1100
`define         GrT                                     `instOpCodeLen'b1100
`define         GE                                              `instOpCodeLen'b1101
`define         GE                                              `instOpCodeLen'b1101
`define         EQ                                              `instOpCodeLen'b1110
`define         EQ                                              `instOpCodeLen'b1110
`define         LE                                              `instOpCodeLen'b1111
`define         LE                                              `instOpCodeLen'b1111
`define         LT                                              `instOpCodeLen'b10000
`define         LT                                              `instOpCodeLen'b10000
`define         PRE                                     `instOpCodeLen'b10001
`define         PRE                                     `instOpCodeLen'b10001
`define         ETY                                     `instOpCodeLen'b10010
`define         ETY                                     `instOpCodeLen'b10010
`define         RST                                     `instOpCodeLen'b10011
`define         RST                                     `instOpCodeLen'b10011
`define         LdTC                                    `instOpCodeLen'b10100
`define         LdTC                                    `instOpCodeLen'b10100
`define         LdACC                                   `instOpCodeLen'b10101
`define         LdACC                                   `instOpCodeLen'b10101
`define         UARTrd                          `instOpCodeLen'b10110
`define         UARTrd                          `instOpCodeLen'b10110
`define         UARTwr                          `instOpCodeLen'b10111
`define         UARTwr                          `instOpCodeLen'b10111
`define         UARTstat                                `instOpCodeLen'b11000
`define         UARTstat                                `instOpCodeLen'b11000
`define         SPIxFER                         `instOpCodeLen'b11001
`define         SPIxFER                         `instOpCodeLen'b11001
`define         SPIstat                         `instOpCodeLen'b11010
`define         SPIstat                         `instOpCodeLen'b11010
`define         SPIwBUF                         `instOpCodeLen'b11011
`define         SPIwBUF                         `instOpCodeLen'b11011
`define         SPIrBUF                         `instOpCodeLen'b11100
`define         SPIrBUF                         `instOpCodeLen'b11100
 
 
// alu opcodes
// alu opcodes
`define         aluOpcodeLen            4
`define         aluOpcodeLen            4
`define         AND_alu                         `aluOpcodeLen'b0
`define         AND_alu                         `aluOpcodeLen'b0
`define         OR_alu                          `aluOpcodeLen'b1
`define         OR_alu                          `aluOpcodeLen'b1
`define         XOR_alu                         `aluOpcodeLen'b10
`define         XOR_alu                         `aluOpcodeLen'b10
`define         GT_alu                          `aluOpcodeLen'b11
`define         GT_alu                          `aluOpcodeLen'b11
`define         GE_alu                          `aluOpcodeLen'b100
`define         GE_alu                          `aluOpcodeLen'b100
`define         EQ_alu                          `aluOpcodeLen'b101
`define         EQ_alu                          `aluOpcodeLen'b101
`define         LE_alu                          `aluOpcodeLen'b110
`define         LE_alu                          `aluOpcodeLen'b110
`define         LT_alu                          `aluOpcodeLen'b111
`define         LT_alu                          `aluOpcodeLen'b111
`define         ADD_alu                         `aluOpcodeLen'b1000
`define         ADD_alu                         `aluOpcodeLen'b1000
`define         SUB_alu                         `aluOpcodeLen'b1001
`define         SUB_alu                         `aluOpcodeLen'b1001
`define         MUL_alu                         `aluOpcodeLen'b1010
`define         MUL_alu                         `aluOpcodeLen'b1010
`define         DIV_alu                         `aluOpcodeLen'b1011
`define         DIV_alu                         `aluOpcodeLen'b1011
`define         LD_data                         `aluOpcodeLen'b1100
`define         LD_data                         `aluOpcodeLen'b1100
 
 
// bit RAM
// bit RAM
`define         bitRamAddrLen           7               // 7-bit address
`define         bitRamAddrLen           7               // 7-bit address
`define         bitRamDepth                     128     // 2^7 = 128 locations
`define         bitRamDepth                     128     // 2^7 = 128 locations
 
 
// byte RAM
// byte RAM
`define         byteRamLen                      8               // 8-bit input
`define         byteRamLen                      8               // 8-bit input
`define         byteRamAddrLen          7               // 7-bit address
`define         byteRamAddrLen          7               // 7-bit address
`define         byteRamDepth            128     // 2^7 = 128 locations
`define         byteRamDepth            128     // 2^7 = 128 locations
 
 
// input register
// input register
`define         inputNumber                     128     // 128 inputs
`define         inputNumber                     128     // 128 inputs
`define         inputAddrLen            7               // 7-bit address
`define         inputAddrLen            7               // 7-bit address
 
 
// output register
// output register
`define         outputNumber            128     // 128 outputs
`define         outputNumber            128     // 128 outputs
`define         outputAddrLen           7               // 7-bit address
`define         outputAddrLen           7               // 7-bit address
 
 
// accumulator multiplexer
// accumulator multiplexer
`define         accMuxSelLen                    4               // 2^4 = 16 selections available for accumulator
`define         accMuxSelLen                    4               // 2^4 = 16 selections available for accumulator
`define         accMuxSelImmData                `accMuxSelLen'b0
`define         accMuxSelImmData                `accMuxSelLen'b0
`define         accMuxSelAluOut         `accMuxSelLen'b1
`define         accMuxSelAluOut         `accMuxSelLen'b1
`define         accMuxSelTcLoad         `accMuxSelLen'b10
`define         accMuxSelTcLoad         `accMuxSelLen'b10
`define         accMuxSelTcAcc                  `accMuxSelLen'b11
`define         accMuxSelTcAcc                  `accMuxSelLen'b11
`define         accMuxSelUartData               `accMuxSelLen'b100
`define         accMuxSelUartData               `accMuxSelLen'b100
`define         accMuxSelUartStat               `accMuxSelLen'b101
`define         accMuxSelUartStat               `accMuxSelLen'b101
`define         accMuxSelSpiStat                `accMuxSelLen'b110
`define         accMuxSelSpiStat                `accMuxSelLen'b110
`define         accMuxSelSpiBuf         `accMuxSelLen'b111
`define         accMuxSelSpiBuf         `accMuxSelLen'b111
 
 
// operand2 multiplexer
// operand2 multiplexer
`define         op2MuxSelLen                    4               // 2^4 = 16 selections available for op2
`define         op2MuxSelLen                    4               // 2^4 = 16 selections available for op2
`define         op2MuxSelInput                  `op2MuxSelLen'b0
`define         op2MuxSelInput                  `op2MuxSelLen'b0
`define         op2MuxSelOutput         `op2MuxSelLen'b1
`define         op2MuxSelOutput         `op2MuxSelLen'b1
`define         op2MuxSelBitRam         `op2MuxSelLen'b10
`define         op2MuxSelBitRam         `op2MuxSelLen'b10
`define         op2MuxSelByteRam                `op2MuxSelLen'b11
`define         op2MuxSelByteRam                `op2MuxSelLen'b11
`define         op2MuxSel4                      `op2MuxSelLen'b100
`define         op2MuxSel4                      `op2MuxSelLen'b100
`define         op2MuxSel5                      `op2MuxSelLen'b101
`define         op2MuxSel5                      `op2MuxSelLen'b101
`define         op2MuxSel6                      `op2MuxSelLen'b110
`define         op2MuxSel6                      `op2MuxSelLen'b110
 
 
//-----------------------------------------------------------------------------------------------------
//-----------------------------------------------------------------------------------------------------
 
 
// peripheral defines
// peripheral defines
`define         timerAndCounter_peripheral
`define         timerAndCounter_peripheral
`define         UART_peripheral
`define         UART_peripheral
`define         SPI_peripheral
`define         SPI_peripheral
 
 
 
 
//-----------------------------------------------------------------------------------------------------
//-----------------------------------------------------------------------------------------------------
 
 
// Timer-Counter
// Timer-Counter
`define         tcAccLen                                8               // 8-bit accumulated value
`define         tcAccLen                                8               // 8-bit accumulated value
`define         tcPresetLen                     8               // 8-bit preset value
`define         tcPresetLen                     8               // 8-bit preset value
`define         tcAddrLen                       4
`define         tcAddrLen                       4
`define         tcTypeLen                       2               // max 4-types
`define         tcTypeLen                       2               // max 4-types
`define         tcNumbers                       8               // total 8 modules (4-timers, 4-counters)
`define         tcNumbers                       8               // total 8 modules (4-timers, 4-counters)
 
 
`define         timerType1                      `tcTypeLen'b0
`define         timerType1                      `tcTypeLen'b0
`define         timerType2                      `tcTypeLen'b1
`define         timerType2                      `tcTypeLen'b1
`define         timerType3                      `tcTypeLen'b10
`define         timerType3                      `tcTypeLen'b10
 
 
`define         counterType1            `tcTypeLen'b1
`define         counterType1            `tcTypeLen'b1
`define         counterType2            `tcTypeLen'b10
`define         counterType2            `tcTypeLen'b10
 
 
 
 
//-----------------------------------------------------------------------------------------------------
//-----------------------------------------------------------------------------------------------------
 
 
// UART
// UART
`define         dataBits                        8
`define         dataBits                        8
`define         sbTick                          16      // ticks for stop bits (16 for 1-stopBit)
`define         sbTick                          16      // ticks for stop bits (16 for 1-stopBit)
`define         fifoWidth                       4
`define         fifoWidth                       4
`define                 number_fifo_regs        16
`define                 number_fifo_regs        16
`define                 fifoCntrWidth           5
`define                 fifoCntrWidth           5
`define                 fifoDepth                       16
`define                 fifoDepth                       16
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.