|
////////////////////////////////////////////////////////////////////////////////////////////////
|
|
//// ////
|
|
//// ////
|
|
//// This file is part of the project ////
|
|
//// "instruction_list_pipelined_processor_with_peripherals" ////
|
|
//// ////
|
|
//// http://opencores.org/project,instruction_list_pipelined_processor_with_peripherals ////
|
|
//// ////
|
|
//// ////
|
|
//// Author: ////
|
|
//// - Mahesh Sukhdeo Palve ////
|
|
//// ////
|
|
////////////////////////////////////////////////////////////////////////////////////////////////
|
|
////////////////////////////////////////////////////////////////////////////////////////////////
|
|
//// ////
|
|
//// ////
|
|
//// ////
|
|
//// This source file may be used and distributed without ////
|
|
//// restriction provided that this copyright statement is not ////
|
|
//// removed from the file and that any derivative work contains ////
|
|
//// the original copyright notice and the associated disclaimer. ////
|
|
//// ////
|
|
//// This source file is free software; you can redistribute it ////
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
|
//// Public License as published by the Free Software Foundation; ////
|
|
//// either version 2.1 of the License, or (at your option) any ////
|
|
//// later version. ////
|
|
//// ////
|
|
//// This source is distributed in the hope that it will be ////
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
|
//// details. ////
|
|
//// ////
|
|
//// You should have received a copy of the GNU Lesser General ////
|
|
//// Public License along with this source; if not, download it ////
|
|
//// from http://www.opencores.org/lgpl.shtml ////
|
|
//// ////
|
|
////////////////////////////////////////////////////////////////////////////////////////////////
|
|
|
`include "timescale.v"
|
`include "timescale.v"
|
`include "defines.v"
|
`include "defines.v"
|
|
|
|
|
module ppReg1 (clk, opcodeIn, fieldIn, opcodeOut, fieldOut);
|
module ppReg1 (clk, opcodeIn, fieldIn, opcodeOut, fieldOut);
|
|
|
input clk;
|
input clk;
|
input [`instOpCodeLen-1:0] opcodeIn;
|
input [`instOpCodeLen-1:0] opcodeIn;
|
input [`instFieldLen-1:0] fieldIn;
|
input [`instFieldLen-1:0] fieldIn;
|
|
|
output [`instOpCodeLen-1:0] opcodeOut;
|
output [`instOpCodeLen-1:0] opcodeOut;
|
output [`instFieldLen-1:0] fieldOut;
|
output [`instFieldLen-1:0] fieldOut;
|
|
|
reg [`instOpCodeLen-1:0] opcodeOut;
|
reg [`instOpCodeLen-1:0] opcodeOut;
|
reg [`instFieldLen-1:0] fieldOut;
|
reg [`instFieldLen-1:0] fieldOut;
|
|
|
|
|
always @ (posedge clk)
|
always @ (posedge clk)
|
begin
|
begin
|
|
|
opcodeOut = opcodeIn;
|
opcodeOut = opcodeIn;
|
fieldOut = fieldIn;
|
fieldOut = fieldIn;
|
end
|
end
|
|
|
|
|
|
|
endmodule
|
endmodule
|
|
|