`timescale 1ns / 1ps
|
`timescale 1ns / 1ps
|
/*
|
/*
|
Top module that will instantiate and connect our DUT (lcd_controller) the ICON, VIO , ILA cores
|
Top module that will instantiate and connect our DUT (lcd_controller) the ICON, VIO , ILA cores
|
*/
|
*/
|
module top_hw_testbench(
|
module top_hw_testbench(
|
input clk
|
input clk/*,
|
|
output hw_lcd_e,
|
|
output hw_lcd_rs,
|
|
output hw_lcd_rw,
|
|
output [3:0] hw_lcd_nibble,
|
|
output hw_strata_flash_disable*/
|
);
|
);
|
|
|
// Declare some wires to connect the components
|
// Declare some wires to connect the components
|
wire rst;
|
wire rst;
|
wire rs_in,strobe_in;
|
wire rs_in,strobe_in;
|
wire[7:0] data_in, period_clk_ns;
|
wire[7:0] data_in, period_clk_ns;
|
wire [3:0] lcd_nibble;
|
wire [3:0] lcd_nibble;
|
wire lcd_e,lcd_rs,lcd_rw,disable_flash,done;
|
wire lcd_e,lcd_rs,lcd_rw,disable_flash,done;
|
|
|
// Declare the ICON wires
|
// Declare the ICON wires
|
wire [35: 0] control0;
|
wire [35: 0] control0;
|
wire [35: 0] control1;
|
wire [35: 0] control1;
|
// Declare VIO wires
|
// Declare VIO wires
|
wire [18: 0] async_out;
|
wire [18: 0] async_out;
|
// Declare ILA wires
|
// Declare ILA wires
|
wire trig_0;
|
wire trig_0;
|
wire [16:0] data;
|
wire [16:0] data;
|
|
|
// Instantiate our Device under test
|
// Instantiate our Device under test
|
lcd_controller DUT (
|
lcd_controller DUT (
|
rst,
|
rst,
|
clk,
|
clk,
|
rs_in,
|
rs_in,
|
data_in,
|
data_in,
|
strobe_in,
|
strobe_in,
|
period_clk_ns,
|
period_clk_ns,
|
lcd_e,
|
lcd_e,
|
lcd_nibble,
|
lcd_nibble,
|
lcd_rs,
|
lcd_rs,
|
lcd_rw,
|
lcd_rw,
|
disable_flash,
|
disable_flash,
|
done
|
done
|
);
|
);
|
|
|
coreICON integratedController (
|
coreICON integratedController (
|
.CONTROL0(control0), // INOUT BUS [35:0]
|
.CONTROL0(control0), // INOUT BUS [35:0]
|
.CONTROL1(control1)
|
.CONTROL1(control1)
|
); // INOUT BUS [35:0]
|
); // INOUT BUS [35:0]
|
|
|
|
|
coreILA integratedLogicAnalyser (
|
coreILA integratedLogicAnalyser (
|
.CONTROL(control0), // INOUT BUS [35:0]
|
.CONTROL(control0), // INOUT BUS [35:0]
|
.CLK(clk), // IN
|
.CLK(clk), // IN
|
.DATA(data), // DATA [16:0];
|
.DATA(data), // DATA [16:0];
|
.TRIG0(trig_0)
|
.TRIG0(trig_0)
|
); // IN BUS [0:0]
|
); // IN BUS [0:0]
|
|
|
coreVIO VIO_inst
|
coreVIO VIO_inst
|
(
|
(
|
.CONTROL(control1), // INOUT BUS [35:0]
|
.CONTROL(control1), // INOUT BUS [35:0]
|
.ASYNC_OUT(async_out)
|
.ASYNC_OUT(async_out)
|
); // IN BUS [18:0]
|
); // IN BUS [18:0]
|
|
|
assign trig_0 = lcd_e;
|
assign trig_0 = lcd_e;
|
assign {rst, rs_in, data_in, strobe_in, period_clk_ns} = async_out;
|
assign {rst, rs_in, data_in, strobe_in, period_clk_ns} = async_out;
|
assign data = {7'd1,lcd_e, lcd_nibble[3:0], lcd_rs, lcd_rw, disable_flash, done, strobe_in};
|
assign data = {7'd1,lcd_e, lcd_nibble[3:0], lcd_rs, lcd_rw, disable_flash, done, strobe_in};
|
|
|
|
// Send all interest output to outside
|
|
/*assign hw_lcd_e = lcd_e;
|
|
assign hw_lcd_rs = lcd_rs;
|
|
assign hw_lcd_rw = lcd_rw;
|
|
assign hw_lcd_nibble = lcd_nibble;
|
|
assign hw_strata_flash_disable = disable_flash;*/
|
|
|
endmodule
|
endmodule
|
|
|
