OpenCores
URL https://opencores.org/ocsvn/lxp32/lxp32/trunk

Subversion Repositories lxp32

[/] [lxp32/] [trunk/] [verify/] [lxp32/] [src/] [firmware/] [test016.asm] - Diff between revs 2 and 9

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 2 Rev 9
/*
/*
 * Test for temporarily blocked interrupts
 * Test for temporarily blocked interrupts
 */
 */
        lc r100, 0x10000000 // test result output pointer
        lc r100, 0x10000000 // test result output pointer
        lc r101, halt
        lc r101, halt
        lc r102, failure
        lc r102, failure
        lc r103, 0x20000000 // timer: number of pulses (0xFFFFFFFF - infinite)
        lc r103, 0x20000000 // timer: number of pulses (0xFFFFFFFF - infinite)
        lc r104, 0x20000004 // timer: delay between pulses (in cycles)
        lc r104, 0x20000004 // timer: delay between pulses (in cycles)
        lc iv0, timer_handler
        lc iv0, timer_handler
        lc cr, 0x101 // enable interrupt 0 in temporarily blocked state
        lc cr, 0x101 // enable interrupt 0 in temporarily blocked state
        lc r32, 0 // interrupt handler call counter
        lc r32, 0 // interrupt handler call counter
        lc r33, 1000 // loop counter
        lc r33, 1000 // loop counter
        lc r34, loop1
        lc r34, loop1
        lc r35, loop2
        lc r35, loop2
        sw r104, 100
        sw r104, 100
        sw r103, 1
        sw r103, 1
loop1:
loop1:
        sub r33, r33, 1
        sub r33, r33, 1
        cjmpug r34, r33, 0 // loop1
        cjmpug r34, r33, 0 // loop1
        lc r33, 1000
        lc r33, 1000
        mov cr, 1 // unblock interrupt 0
        mov cr, 1 // unblock interrupt 0
loop2:
loop2:
        sub r33, r33, 1
        sub r33, r33, 1
        cjmpug r35, r33, 0 // loop2
        cjmpug r35, r33, 0 // loop2
// r32 should be 1 by this point
// r32 should be 1 by this point
        cjmpne r102, r32, 1 // failure
        cjmpne r102, r32, 1 // failure
        sw r100, 1
        sw r100, 1
        jmp r101 // halt
        jmp r101 // halt
failure:
failure:
        sw r100, 2
        sw r100, 2
halt:
halt:
        hlt
        hlt
        jmp r101 // halt
        jmp r101 // halt
timer_handler:
timer_handler:
        add r32, r32, 1
        add r32, r32, 1
        iret
        iret
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.