URL
https://opencores.org/ocsvn/m1_core/m1_core/trunk
[/] [m1_core/] [trunk/] [doc/] [TODO.txt] - Diff between revs 52 and 54
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
| Rev 52 |
Rev 54 |
Simply RISC M1 Core ("Mistral") TODO List
|
Simply RISC M1 Core ("Mistral") TODO List
|
=========================================
|
=========================================
|
|
|
Implementation
|
Implementation
|
--------------
|
--------------
|
At the moment the CPU has no exception nor external interrupt handling.
|
At the moment the CPU has no exception nor external interrupt handling.
|
|
|
|
|
Functional Verification
|
Functional Verification
|
-----------------------
|
-----------------------
|
Several simulations have been performed by Fabio Motta, Simone Lunardo and Paolo Piscopo.
|
Several simulations have been performed by Fabio Motta, Simone Lunardo and Paolo Piscopo.
|
|
|
|
|
Open issues
|
Open issues
|
-----------
|
-----------
|
While Jump are working (J JAL JR JALR) including the delay slot,
|
While Jump are working (J JAL JR JALR) including the delay slot,
|
equality branches (BEQ BNE) execute 2 delay slots rather than just 1
|
equality branches (BEQ BNE) execute 2 delay slots rather than just 1
|
and disequality branches (BLEZ BGTZ BLTZ BGEZ) do not work yet.
|
and disequality branches (BLEZ BGTZ BLTZ BGEZ) do not work yet.
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.