|
|
/*****************************************************************************/
|
/*****************************************************************************/
|
// Id ..........iba_modules.v //
|
// Id ..........iba_modules.v //
|
// Author.......Ran Minerbi //
|
// Author.......Ran Minerbi //
|
// //
|
// //
|
// Unit Description : //
|
// Unit Description : //
|
// iba collect frames from physical layer. //
|
// iba collect frames from physical layer. //
|
// Keeps payload of frames that received //
|
// Keeps payload of frames that received //
|
// And haven't been sent yet. //
|
// And haven't been sent yet. //
|
// Iba save a copy of the payload and send //
|
// Iba save a copy of the payload and send //
|
// Packet descriptors to dcp unit. //
|
// Packet descriptors to dcp unit. //
|
// Iba send frames to XBar upon receiving //
|
// Iba send frames to XBar upon receiving //
|
// READY signal from dpq module. //
|
// READY signal from dpq module. //
|
// // //
|
// // //
|
// //
|
// //
|
/*****************************************************************************/
|
/*****************************************************************************/
|
|
|
|
|
module mem_units(reset,clk,Dw1_iba_i,mem_u_o1,headers_o1,start_length1,StartFrm1,EndFrm1,transmit_done1,adr_valid1,
|
module mem_units(reset,clk,Dw1_iba_i,mem_u_o1,headers_o1,start_length1,StartFrm1,EndFrm1,transmit_done1,adr_valid1,
|
Dw2_iba_i,mem_u_o2,headers_o2,start_length2,StartFrm2,EndFrm2,transmit_done2,adr_valid2,
|
Dw2_iba_i,mem_u_o2,headers_o2,start_length2,StartFrm2,EndFrm2,transmit_done2,adr_valid2,
|
Dw3_iba_i,mem_u_o3,headers_o3,start_length3,StartFrm3,EndFrm3,transmit_done3,adr_valid3,
|
Dw3_iba_i,mem_u_o3,headers_o3,start_length3,StartFrm3,EndFrm3,transmit_done3,adr_valid3,
|
Dw4_iba_i,mem_u_o4,headers_o4,start_length4,StartFrm4,EndFrm4,transmit_done4,adr_valid4,
|
Dw4_iba_i,mem_u_o4,headers_o4,start_length4,StartFrm4,EndFrm4,transmit_done4,adr_valid4,
|
Dw5_iba_i,mem_u_o5,headers_o5,start_length5,StartFrm5,EndFrm5,transmit_done5,adr_valid5,
|
Dw5_iba_i,mem_u_o5,headers_o5,start_length5,StartFrm5,EndFrm5,transmit_done5,adr_valid5,
|
Dw6_iba_i,mem_u_o6,headers_o6,start_length6,StartFrm6,EndFrm6,transmit_done6,adr_valid6
|
Dw6_iba_i,mem_u_o6,headers_o6,start_length6,StartFrm6,EndFrm6,transmit_done6,adr_valid6
|
|
|
);
|
);
|
|
|
input reset, clk,StartFrm1,EndFrm1,
|
input reset, clk,StartFrm1,EndFrm1,
|
StartFrm2,EndFrm2,
|
StartFrm2,EndFrm2,
|
StartFrm3,EndFrm3,
|
StartFrm3,EndFrm3,
|
StartFrm4,EndFrm4,
|
StartFrm4,EndFrm4,
|
StartFrm5,EndFrm5,
|
StartFrm5,EndFrm5,
|
StartFrm6,EndFrm6;
|
StartFrm6,EndFrm6;
|
output transmit_done1,
|
output transmit_done1,
|
transmit_done2,
|
transmit_done2,
|
transmit_done3,
|
transmit_done3,
|
transmit_done4,
|
transmit_done4,
|
transmit_done5,
|
transmit_done5,
|
transmit_done6;
|
transmit_done6;
|
input [31:0] Dw1_iba_i,Dw2_iba_i,Dw3_iba_i,Dw4_iba_i,Dw5_iba_i,Dw6_iba_i;
|
input [31:0] Dw1_iba_i,Dw2_iba_i,Dw3_iba_i,Dw4_iba_i,Dw5_iba_i,Dw6_iba_i;
|
output [31:0] mem_u_o1,mem_u_o2,mem_u_o3,mem_u_o4,mem_u_o5,mem_u_o6;
|
output [31:0] mem_u_o1,mem_u_o2,mem_u_o3,mem_u_o4,mem_u_o5,mem_u_o6;
|
output [31:0] headers_o1,headers_o2,headers_o3,headers_o4,headers_o5,headers_o6;
|
output [31:0] headers_o1,headers_o2,headers_o3,headers_o4,headers_o5,headers_o6;
|
input [15:0] start_length1,start_length2,start_length3,start_length4,start_length5,start_length6;//from DPQ
|
input [15:0] start_length1,start_length2,start_length3,start_length4,start_length5,start_length6;//from DPQ
|
input adr_valid1,adr_valid2,adr_valid3,adr_valid4,adr_valid5,adr_valid6;
|
input adr_valid1,adr_valid2,adr_valid3,adr_valid4,adr_valid5,adr_valid6;
|
mem_basic_unit basic_mem1(.reset(reset),.clk(clk),.Dw_iba_i(Dw1_iba_i),.ram_do(mem_u_o1),.StartFrm(StartFrm1),.EndFrm(EndFrm1),.header_to_dcp(headers_o1),.start_length(start_length1),.transmit_done(transmit_done1),.adr_valid(adr_valid1));
|
mem_basic_unit basic_mem1(.reset(reset),.clk(clk),.Dw_iba_i(Dw1_iba_i),.ram_do(mem_u_o1),.StartFrm(StartFrm1),.EndFrm(EndFrm1),.header_to_dcp(headers_o1),.start_length(start_length1),.transmit_done(transmit_done1),.adr_valid(adr_valid1));
|
mem_basic_unit basic_mem2(.reset(reset),.clk(clk),.Dw_iba_i(Dw2_iba_i),.ram_do(mem_u_o2),.StartFrm(StartFrm2),.EndFrm(EndFrm2),.header_to_dcp(headers_o2),.start_length(start_length2),.transmit_done(transmit_done2),.adr_valid(adr_valid2));
|
mem_basic_unit basic_mem2(.reset(reset),.clk(clk),.Dw_iba_i(Dw2_iba_i),.ram_do(mem_u_o2),.StartFrm(StartFrm2),.EndFrm(EndFrm2),.header_to_dcp(headers_o2),.start_length(start_length2),.transmit_done(transmit_done2),.adr_valid(adr_valid2));
|
mem_basic_unit basic_mem3(.reset(reset),.clk(clk),.Dw_iba_i(Dw3_iba_i),.ram_do(mem_u_o3),.StartFrm(StartFrm3),.EndFrm(EndFrm3),.header_to_dcp(headers_o3),.start_length(start_length3),.transmit_done(transmit_done3),.adr_valid(adr_valid3));
|
mem_basic_unit basic_mem3(.reset(reset),.clk(clk),.Dw_iba_i(Dw3_iba_i),.ram_do(mem_u_o3),.StartFrm(StartFrm3),.EndFrm(EndFrm3),.header_to_dcp(headers_o3),.start_length(start_length3),.transmit_done(transmit_done3),.adr_valid(adr_valid3));
|
mem_basic_unit basic_mem4(.reset(reset),.clk(clk),.Dw_iba_i(Dw4_iba_i),.ram_do(mem_u_o4),.StartFrm(StartFrm4),.EndFrm(EndFrm4),.header_to_dcp(headers_o4),.start_length(start_length4),.transmit_done(transmit_done4),.adr_valid(adr_valid4));
|
mem_basic_unit basic_mem4(.reset(reset),.clk(clk),.Dw_iba_i(Dw4_iba_i),.ram_do(mem_u_o4),.StartFrm(StartFrm4),.EndFrm(EndFrm4),.header_to_dcp(headers_o4),.start_length(start_length4),.transmit_done(transmit_done4),.adr_valid(adr_valid4));
|
mem_basic_unit basic_mem5(.reset(reset),.clk(clk),.Dw_iba_i(Dw5_iba_i),.ram_do(mem_u_o5),.StartFrm(StartFrm5),.EndFrm(EndFrm5),.header_to_dcp(headers_o5),.start_length(start_length5),.transmit_done(transmit_done5),.adr_valid(adr_valid5));
|
mem_basic_unit basic_mem5(.reset(reset),.clk(clk),.Dw_iba_i(Dw5_iba_i),.ram_do(mem_u_o5),.StartFrm(StartFrm5),.EndFrm(EndFrm5),.header_to_dcp(headers_o5),.start_length(start_length5),.transmit_done(transmit_done5),.adr_valid(adr_valid5));
|
mem_basic_unit basic_mem6(.reset(reset),.clk(clk),.Dw_iba_i(Dw6_iba_i),.ram_do(mem_u_o6),.StartFrm(StartFrm6),.EndFrm(EndFrm6),.header_to_dcp(headers_o6),.start_length(start_length6),.transmit_done(transmit_done6),.adr_valid(adr_valid6));
|
mem_basic_unit basic_mem6(.reset(reset),.clk(clk),.Dw_iba_i(Dw6_iba_i),.ram_do(mem_u_o6),.StartFrm(StartFrm6),.EndFrm(EndFrm6),.header_to_dcp(headers_o6),.start_length(start_length6),.transmit_done(transmit_done6),.adr_valid(adr_valid6));
|
|
|
endmodule
|
endmodule
|
|
|
module Complete_on_write(reset , clk , Dw_iba_i,ram_oe,ram_we,Completed_ram_do,same_DW_read,complete_Ack);
|
module Complete_on_write(reset , clk , Dw_iba_i,ram_oe,ram_we,Completed_ram_do,same_DW_read,addr_valid);
|
|
|
input reset, clk, ram_oe, ram_we;
|
input reset, clk, ram_oe, ram_we;
|
input [31:0] Dw_iba_i;
|
input [31:0] Dw_iba_i;
|
output [31:0] Completed_ram_do;
|
output [31:0] Completed_ram_do;
|
output complete_Ack;
|
|
input [2:0] same_DW_read;
|
input [2:0] same_DW_read;
|
|
input addr_valid;
|
reg [31:0] Completed_ram_do ;
|
reg [31:0] Completed_ram_do ;
|
reg [31:0] delay_data_unit_1 , delay_data_unit_2;
|
reg [31:0] delay_data_unit_1 , delay_data_unit_2;
|
initial delay_data_unit_1 = 32'h0;
|
initial begin
|
initial delay_data_unit_2 = 32'h0;
|
delay_data_unit_1 = 32'h0;
|
|
delay_data_unit_2 = 32'h0;
|
assign complete_Ack = 1;
|
xor_data = 0;
|
|
cnt_fsm = 0;
|
// fsm replacement trial version
|
clk_cnt = 0;
|
|
end
|
reg xor_data;
|
reg xor_data;
|
|
//this blk to solve the read mem with unvalid ram_addr
|
always @ (posedge clk)
|
always @ (posedge clk)
|
begin
|
begin
|
|
if (addr_valid == 1)
|
|
begin
|
delay_data_unit_1<=Dw_iba_i;
|
delay_data_unit_1<=Dw_iba_i;
|
delay_data_unit_2<=delay_data_unit_1;
|
delay_data_unit_2<=delay_data_unit_1;
|
xor_data <= |(delay_data_unit_1^Dw_iba_i);
|
xor_data <= |(delay_data_unit_1^Dw_iba_i);
|
|
end
|
|
else
|
|
begin
|
|
delay_data_unit_1 = 0;
|
|
delay_data_unit_2 = 0;
|
|
end
|
|
end
|
|
//
|
|
reg [7:0]clk_cnt;
|
|
reg [1:0]cnt_fsm;
|
|
always @(posedge clk)
|
|
begin
|
|
case (cnt_fsm)
|
|
2'h0: begin
|
|
if (xor_data ==1)
|
|
begin
|
|
cnt_fsm = 1;
|
|
clk_cnt = 0;
|
|
end
|
|
end
|
|
2'h1: begin
|
|
clk_cnt = clk_cnt+1;
|
|
if (xor_data == 1)
|
|
begin
|
|
clk_cnt = 0;
|
|
end
|
|
end
|
|
endcase
|
end
|
end
|
|
|
reg [3:0] fsm_cycle;
|
reg [3:0] fsm_cycle;
|
initial fsm_cycle =0 ;
|
initial fsm_cycle =0 ;
|
always @ (posedge clk)
|
always @ (posedge clk)
|
begin
|
begin
|
case (fsm_cycle)
|
case (fsm_cycle)
|
3'h0: begin
|
3'h0: begin
|
Completed_ram_do <= delay_data_unit_1;
|
Completed_ram_do <= delay_data_unit_1;
|
if (ram_we==1)
|
if (ram_we==1)
|
begin
|
begin
|
fsm_cycle = 1;
|
fsm_cycle = 1;
|
end
|
end
|
end
|
end
|
3'h1: begin
|
3'h1: begin
|
fsm_cycle = 2;
|
fsm_cycle = 2;
|
Completed_ram_do <= delay_data_unit_2;
|
Completed_ram_do <= delay_data_unit_2;
|
end
|
end
|
3'h2: begin fsm_cycle = 3; end
|
3'h2: begin fsm_cycle = 3; end
|
3'h3: begin fsm_cycle = 4; end
|
3'h3: begin fsm_cycle = 4; end
|
3'h4: begin fsm_cycle = 5; end
|
3'h4: begin fsm_cycle = 5; end
|
3'h5: begin fsm_cycle = 6; end
|
3'h5: begin fsm_cycle = 6; end
|
3'h6: begin fsm_cycle = 7; end
|
3'h6: begin fsm_cycle = 7; end
|
3'h7: begin fsm_cycle = 0; end
|
3'h7: begin fsm_cycle = 0; end
|
endcase
|
endcase
|
end
|
end
|
|
|
endmodule
|
endmodule
|
/* this unit should return
|
/* this unit should return
|
1. full packets by DPQ request - ram_do________________________________________
|
1. full packets by DPQ request - ram_do________________________________________
|
2. header only to dcp - header_out |___ 32 bit_-Dmac | length|start addr|
|
2. header only to dcp - header_out |___ 32 bit_-Dmac | length|start addr|
|
3. how to distinct in start addrs ? every time it toggle ??
|
3. how to distinct in start addrs ? every time it toggle ??
|
start_length {length 8bit , start_adrr 8bit }
|
start_length {length 8bit , start_adrr 8bit }
|
*/
|
*/
|
module mem_basic_unit(reset , clk , Dw_iba_i , ram_do,StartFrm,EndFrm , header_to_dcp,start_length, transmit_done,adr_valid); //add done from iba to dpq
|
module mem_basic_unit(reset , clk , Dw_iba_i , ram_do,StartFrm,EndFrm , header_to_dcp,start_length, transmit_done,adr_valid); //add done from iba to dpq
|
|
|
input StartFrm,EndFrm;
|
input StartFrm,EndFrm;
|
input reset, clk;
|
input reset, clk;
|
input [31:0] Dw_iba_i;
|
input [31:0] Dw_iba_i;
|
input [15:0] start_length;
|
input [15:0] start_length;
|
input adr_valid; // from dpq - request to release that addr
|
input adr_valid; // from dpq - request to release that addr
|
output transmit_done; // tell DPQ transmission completed for last request
|
output transmit_done; // tell DPQ transmission completed for last request
|
output [31:0] ram_do,header_to_dcp;
|
output [31:0] ram_do,header_to_dcp;
|
wire ram_ce , complete_Ack;
|
wire ram_ce ;
|
reg ram_oe , tst_reg;
|
reg ram_oe , tst_reg;
|
reg ram_we, ram_we_pre,ram_oe_pre , headers_2_dcp_en , dmac_en;
|
reg ram_we, ram_we_pre,ram_oe_pre , headers_2_dcp_en , dmac_en;
|
reg [7:0] ram_addr ,w_ram_addr ;
|
reg [7:0] ram_addr ,w_ram_addr ;
|
reg [31:0] Dmac_header,Dmac_header1 , header_to_dcp;
|
reg [31:0] Dmac_header,Dmac_header1 , header_to_dcp;
|
wire [31:0] ram_do1 ;
|
wire [31:0] ram_do1 ;
|
reg [7:0] header_out_length , header_out_start_addr, input_length , counter_length ;
|
reg [7:0] header_out_length , header_out_start_addr, input_length , counter_length ;
|
reg [2:0] same_DW_read_cnt , same_DW_free_cnt ;
|
reg [2:0] same_DW_read_cnt , same_DW_free_cnt ;
|
reg [3:0] fsm_state, counter_modulu8_fsm;
|
reg [3:0] fsm_state, counter_modulu8_fsm;
|
reg transmit_done, increment_same_DW;
|
reg transmit_done, increment_same_DW;
|
reg read_arguments_valid, read_valid , div_2_clk,div_4_clk;
|
reg read_arguments_valid,read_argumets_valid_delay_unit1,read_argumets_valid_delay_unit2, read_valid , div_2_clk,div_4_clk;
|
reg ipg_out_mem; // this bit indicate when we can start read again from mem.
|
reg ipg_out_mem; // this bit indicate when we can start read again from mem.
|
assign ram_ce = 1;
|
assign ram_ce = 1;
|
// assign ram_do = Dw1_iba_i;
|
// assign ram_do = Dw1_iba_i;
|
initial begin
|
initial begin
|
ram_addr =0;
|
ram_addr =0;
|
w_ram_addr=0;
|
w_ram_addr=0;
|
header_out_length=0;
|
header_out_length=0;
|
counter_length=0;
|
counter_length=0;
|
header_out_start_addr=0;
|
header_out_start_addr=0;
|
dmac_en=1;
|
dmac_en=1;
|
transmit_done=0;
|
transmit_done=0;
|
read_arguments_valid=0;
|
read_arguments_valid=0;
|
div_2_clk =0;
|
div_2_clk =0;
|
div_4_clk =0;
|
div_4_clk =0;
|
same_DW_read_cnt=0;
|
same_DW_read_cnt=0;
|
ram_oe=0;
|
ram_oe=0;
|
increment_same_DW=0;
|
increment_same_DW=0;
|
same_DW_free_cnt = 0;
|
same_DW_free_cnt = 0;
|
ipg_out_mem = 0;
|
ipg_out_mem = 0;
|
fsm_state = 0;
|
fsm_state = 0;
|
read_valid=0;
|
read_valid=0;
|
counter_modulu8_fsm=0;
|
counter_modulu8_fsm=0;
|
end
|
end
|
reg [31:0] prev_input, xor_data ;
|
reg [31:0] prev_input, xor_data ;
|
always @ (posedge clk)
|
always @ (posedge clk)
|
begin
|
begin
|
div_2_clk = clk^div_2_clk;
|
div_2_clk = clk^div_2_clk;
|
prev_input <= Dw_iba_i;
|
prev_input <= Dw_iba_i;
|
|
|
ram_we <= |(prev_input^Dw_iba_i); //ram_we pulse every word change
|
ram_we <= |(prev_input^Dw_iba_i); //ram_we pulse every word change
|
ram_oe <= (~|(prev_input^Dw_iba_i));
|
ram_oe <= (~|(prev_input^Dw_iba_i)) & read_argumets_valid_delay_unit2;
|
|
read_argumets_valid_delay_unit1 <= read_arguments_valid;
|
|
read_argumets_valid_delay_unit2 <=read_argumets_valid_delay_unit1;
|
end
|
end
|
|
|
always @(posedge StartFrm)
|
always @(posedge StartFrm)
|
begin
|
begin
|
headers_2_dcp_en = 0;
|
headers_2_dcp_en = 0;
|
header_out_length = 0;
|
header_out_length = 0;
|
end
|
end
|
always @ (negedge ram_we)
|
always @ (negedge ram_we)
|
begin
|
begin
|
header_out_length=header_out_length+1;
|
header_out_length=header_out_length+1;
|
end
|
end
|
always @ (posedge EndFrm)
|
always @ (posedge EndFrm)
|
begin
|
begin
|
headers_2_dcp_en=1;
|
headers_2_dcp_en=1;
|
dmac_en=1;
|
dmac_en=1;
|
end
|
end
|
//complete mem output upon write to mem interupts
|
//complete mem output upon write to mem interupts
|
Complete_on_write complete_on_write1(.reset(reset),.clk(clk),.Dw_iba_i(ram_do1),.ram_oe(ram_oe),.ram_we(ram_we),.Completed_ram_do(ram_do),.complete_Ack(complete_Ack),.same_DW_read(same_DW_read_cnt));
|
Complete_on_write complete_on_write1(.reset(reset),.clk(clk),.Dw_iba_i(ram_do1),.ram_oe(ram_oe),.ram_we(ram_we),.Completed_ram_do(ram_do),.same_DW_read(same_DW_read_cnt),.addr_valid(read_argumets_valid_delay_unit2));
|
// | 32bit dmac | 16 bit dmac | 8 bit length| 8 bit start addr|
|
// | 32bit dmac | 16 bit dmac | 8 bit length| 8 bit start addr|
|
//Go into write interval
|
//Go into write interval
|
always @ (posedge ram_we) //write interval
|
always @ (posedge ram_we) //write interval
|
begin
|
begin
|
w_ram_addr = w_ram_addr +1; //need better management on free mem when can write?
|
w_ram_addr = w_ram_addr +1; //need better management on free mem when can write?
|
ram_addr = w_ram_addr;
|
ram_addr = w_ram_addr;
|
if (header_out_length==0)
|
if (header_out_length==0)
|
begin
|
begin
|
header_out_start_addr=ram_addr; //mark start_addr for dcp
|
header_out_start_addr=ram_addr; //mark start_addr for dcp
|
Dmac_header=Dw_iba_i; //take dmac for header to dcp
|
Dmac_header=Dw_iba_i; //take dmac for header to dcp
|
end
|
end
|
if (header_out_length==1)
|
if (header_out_length==1)
|
begin
|
begin
|
Dmac_header1=Dw_iba_i; //take dmac for header to dcp
|
Dmac_header1=Dw_iba_i; //take dmac for header to dcp
|
end
|
end
|
if (headers_2_dcp_en==1 && dmac_en==1)
|
if (headers_2_dcp_en==1 && dmac_en==1)
|
begin
|
begin
|
header_to_dcp=Dmac_header;
|
header_to_dcp=Dmac_header;
|
dmac_en=0;
|
dmac_en=0;
|
end
|
end
|
else if(headers_2_dcp_en==1 && dmac_en==0)
|
else if(headers_2_dcp_en==1 && dmac_en==0)
|
begin
|
begin
|
header_to_dcp={Dmac_header1[31:16],header_out_length,header_out_start_addr};
|
header_to_dcp={Dmac_header1[31:16],header_out_length,header_out_start_addr};
|
headers_2_dcp_en=0;
|
headers_2_dcp_en=0;
|
dmac_en=1;
|
dmac_en=1;
|
end else header_to_dcp=0;
|
end else header_to_dcp=0;
|
end
|
end
|
|
|
// when ram_we go down we move back to read cycle.
|
// when ram_we go down we move back to read cycle.
|
always @ (negedge ram_we)
|
always @ (negedge ram_we)
|
begin
|
begin
|
|
|
if ( adr_valid ==1)
|
if ( adr_valid ==1)
|
begin
|
begin
|
ram_addr = start_length[7:0] + counter_length;
|
ram_addr = start_length[7:0] + counter_length;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
ram_addr = 8'hzz;
|
ram_addr = 8'hzz;
|
end
|
end
|
end
|
end
|
|
|
|
|
|
|
|
|
|
|
//arguments are valid from DPQ . can start with reading from iba
|
//arguments are valid from DPQ . can start with reading from iba
|
always @ (posedge adr_valid)
|
always @ (posedge adr_valid)
|
begin
|
begin
|
counter_modulu8_fsm=0 ;
|
counter_modulu8_fsm=0 ;
|
end
|
end
|
|
|
always @( posedge clk)
|
always @( posedge clk)
|
begin
|
begin
|
|
|
same_DW_free_cnt <= same_DW_free_cnt + 1;
|
same_DW_free_cnt <= same_DW_free_cnt + 1;
|
if ( ram_oe == 1 && adr_valid ==1)
|
if ( ram_oe == 1 && adr_valid ==1)
|
begin
|
begin
|
same_DW_read_cnt = same_DW_read_cnt + 1;
|
same_DW_read_cnt = same_DW_read_cnt + 1;
|
if (same_DW_read_cnt == 1 )
|
if (same_DW_read_cnt == 1 )
|
begin
|
begin
|
increment_same_DW=1;
|
increment_same_DW=1;
|
ipg_out_mem = 1;
|
ipg_out_mem = 1;
|
end
|
end
|
end
|
end
|
|
|
end
|
end
|
|
|
always @(posedge clk)
|
always @(posedge clk)
|
begin
|
begin
|
case (counter_modulu8_fsm)
|
case (counter_modulu8_fsm)
|
3'h0: begin
|
3'h0: begin
|
if (read_arguments_valid == 1)
|
if (read_arguments_valid == 1)
|
begin
|
begin
|
counter_modulu8_fsm = 1;
|
counter_modulu8_fsm = 1;
|
// counter_length <= counter_length + 1;
|
// counter_length <= counter_length + 1;
|
end
|
end
|
end
|
end
|
|
|
3'h1: begin
|
3'h1: begin
|
if (read_arguments_valid == 1)
|
if (read_arguments_valid == 1)
|
counter_length = counter_length + 1;
|
counter_length = counter_length + 1;
|
begin
|
begin
|
counter_modulu8_fsm = 2;
|
counter_modulu8_fsm = 2;
|
ram_addr = start_length[7:0] + counter_length -1;
|
ram_addr = start_length[7:0] + counter_length -1;
|
end
|
end
|
end
|
end
|
|
|
3'h2: begin
|
3'h2: begin
|
if (read_arguments_valid == 1)
|
if (read_arguments_valid == 1)
|
begin
|
begin
|
counter_modulu8_fsm = 3;
|
counter_modulu8_fsm = 3;
|
end
|
end
|
end
|
end
|
|
|
3'h3: begin
|
3'h3: begin
|
if (read_arguments_valid == 1)
|
if (read_arguments_valid == 1)
|
begin
|
begin
|
counter_modulu8_fsm = 4;
|
counter_modulu8_fsm = 4;
|
end
|
end
|
end
|
end
|
3'h4: begin
|
3'h4: begin
|
if (read_arguments_valid == 1)
|
if (read_arguments_valid == 1)
|
begin
|
begin
|
counter_modulu8_fsm = 5;
|
counter_modulu8_fsm = 5;
|
end
|
end
|
end
|
end
|
|
|
3'h5: begin
|
3'h5: begin
|
if (read_arguments_valid == 1)
|
if (read_arguments_valid == 1)
|
begin
|
begin
|
counter_modulu8_fsm = 6;
|
counter_modulu8_fsm = 6;
|
end
|
end
|
end
|
end
|
|
|
3'h6: begin
|
3'h6: begin
|
if (read_arguments_valid == 1)
|
if (read_arguments_valid == 1)
|
begin
|
begin
|
counter_modulu8_fsm = 7;
|
counter_modulu8_fsm = 7;
|
end
|
end
|
end
|
end
|
|
|
3'h7: begin
|
3'h7: begin
|
if (read_arguments_valid == 1)
|
if (read_arguments_valid == 1)
|
begin
|
begin
|
counter_modulu8_fsm = 0;
|
counter_modulu8_fsm = 0;
|
end
|
end
|
end
|
end
|
|
|
endcase
|
endcase
|
end
|
end
|
|
|
//fsm new
|
//fsm new
|
always @(posedge clk)
|
always @(posedge clk)
|
begin
|
begin
|
case (fsm_state)
|
case (fsm_state)
|
3'h0: begin // not started
|
3'h0: begin // not started
|
transmit_done = 0;
|
transmit_done = 0;
|
counter_length = 0;
|
counter_length = 0;
|
if (adr_valid == 1)
|
if (adr_valid == 1)
|
begin
|
begin
|
fsm_state = 1;
|
fsm_state = 1;
|
|
|
read_arguments_valid =1;
|
read_arguments_valid =1;
|
end
|
end
|
end
|
end
|
3'h1: begin // transmitting
|
3'h1: begin // transmitting
|
transmit_done = 0;
|
transmit_done = 0;
|
|
|
if (same_DW_free_cnt == 0)
|
if (same_DW_free_cnt == 0)
|
begin
|
begin
|
|
|
end
|
end
|
if (ram_addr ==start_length[15:8]+start_length[7:0] )
|
if (ram_addr ==start_length[15:8]+start_length[7:0] )
|
begin
|
begin
|
read_arguments_valid =0;
|
read_arguments_valid =0;
|
increment_same_DW=0;
|
increment_same_DW=0;
|
fsm_state = 2;
|
fsm_state = 2;
|
end
|
end
|
end
|
end
|
3'h2: begin // pending1
|
3'h2: begin // pending1
|
transmit_done = 1;
|
transmit_done = 1;
|
fsm_state = 3;
|
fsm_state = 3;
|
end
|
end
|
3'h3: begin // pending2
|
3'h3: begin // pending2
|
transmit_done = 1;
|
transmit_done = 1;
|
fsm_state = 4;
|
fsm_state = 4;
|
end
|
end
|
|
|
3'h4: begin // pending3
|
3'h4: begin // pending3
|
transmit_done = 1;
|
transmit_done = 1;
|
fsm_state = 0;
|
fsm_state = 0;
|
|
|
// end
|
// end
|
end
|
end
|
|
|
endcase
|
endcase
|
end
|
end
|
|
|
|
|
|
|
eth_spram_256x32
|
eth_spram_256x32
|
mem1
|
mem1
|
(
|
(
|
.clk (~clk),
|
.clk (~clk),
|
.rst (reset),
|
.rst (reset),
|
.ce (ram_ce), // Chip enable input, active high
|
.ce (ram_ce), // Chip enable input, active high
|
.we ({ram_we & complete_Ack,ram_we & complete_Ack,ram_we & complete_Ack,ram_we & complete_Ack}), // Write enable input, active high
|
.we ({ram_we ,ram_we ,ram_we,ram_we }), // Write enable input, active high
|
.oe (ram_oe), // Output enable input, active high
|
.oe (ram_oe), // Output enable input, active high
|
.addr (ram_addr), // address bus inputs
|
.addr (ram_addr), // address bus inputs
|
.di (Dw_iba_i), // input data bus
|
.di (Dw_iba_i), // input data bus
|
.dato (ram_do1) // output data bus
|
.dato (ram_do1) // output data bus
|
`ifdef ETH_BIST
|
`ifdef ETH_BIST
|
,
|
,
|
.mbist_si_i (0),
|
.mbist_si_i (0),
|
.mbist_so_o (0),
|
.mbist_so_o (0),
|
.mbist_ctrl_i (0)
|
.mbist_ctrl_i (0)
|
`endif
|
`endif
|
);
|
);
|
|
|
|
|
|
|
endmodule
|
endmodule
|
|
|