OpenCores
URL https://opencores.org/ocsvn/manchesterwireless/manchesterwireless/trunk

Subversion Repositories manchesterwireless

[/] [manchesterwireless/] [trunk/] [decode/] [simTest.vhd] - Diff between revs 3 and 4

Only display areas with differences | Details | Blame | View Log

Rev 3 Rev 4 
library IEEE;
 
library IEEE;
 
use IEEE.STD_LOGIC_1164.ALL;
 
use IEEE.STD_LOGIC_1164.ALL;
 
use IEEE.STD_LOGIC_ARITH.ALL;
 
use IEEE.STD_LOGIC_ARITH.ALL;
 
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 
 
 
 
 
use work.globals.all;
 
use work.globals.all;
 
 
 
 
 
entity sim_test is
 
entity sim_test is
 
end sim_test;
 
end sim_test;
 
 
 
 
 
architecture Behavioral of sim_test is
 
architecture Behavioral of sim_test is
 
 
 
 
 
        COMPONENT twoToOne
 
        COMPONENT decode
 
        PORT(
 
        PORT(
 
    clk_i     : in  std_logic;
 
    clk_i     : in  std_logic;
 
    rst_i     : in  std_logic;
 
    rst_i     : in  std_logic;
 
    encoded_i : in  std_logic_vector(3 downto 0);
 
    encoded_i : in  std_logic_vector(3 downto 0);
 
    nd_i      : in  std_logic;
 
    nd_i      : in  std_logic;
 
    decoded_o : out std_logic_vector(WORD_LENGTH-1 downto 0);
 
    decoded_o : out std_logic_vector(WORD_LENGTH-1 downto 0);
 
    nd_o      : out std_logic
 
    nd_o      : out std_logic
 
                );
 
                );
 
        END COMPONENT;
 
        END COMPONENT;
 
 
 
 
 
-- For encoded_i:
 
-- For encoded_i:
 
--
 
--
 
-- 0000 = null
 
-- 0000 = null
 
-- 0001 = single one
 
-- 0001 = single one
 
-- 0010 = single zero
 
-- 0010 = single zero
 
-- 0100 = double one
 
-- 0100 = double one
 
-- 1000 = double zero
 
-- 1000 = double zero
 
 
 
 
 
  signal clk_i : std_logic;
 
  signal clk_i : std_logic;
 
  signal rst_i : std_logic;
 
  signal rst_i : std_logic;
 
  signal encoded_i : std_logic_vector(3 downto 0) := "0000";
 
  signal encoded_i : std_logic_vector(3 downto 0) := "0000";
 
  signal nd_i : std_logic := '0';
 
  signal nd_i : std_logic := '0';
 
  signal decoded_o : std_logic_vector(WORD_LENGTH-1 downto 0);
 
  signal decoded_o : std_logic_vector(WORD_LENGTH-1 downto 0);
 
  signal nd_o : std_logic;
 
  signal nd_o : std_logic;
 
  constant half_period : time := 10 ns;
 
  constant half_period : time := 10 ns;
 
  constant period : time := 2*half_period;
 
  constant period : time := 2*half_period;
 
  constant mid_single : time := (INTERVAL_MIN_SINGLE+INTERVAL_MAX_SINGLE)/2*period;
 
  constant mid_single : time := (INTERVAL_MIN_SINGLE+INTERVAL_MAX_SINGLE)/2*period;
 
 
 
 
 
begin
 
begin
 
 
 
 
 
        Inst_twoToOne: twoToOne PORT MAP(
 
        Inst_decode: decode PORT MAP(
 
                clk_i     => clk_i,
 
                clk_i     => clk_i,
 
                rst_i     => rst_i,
 
                rst_i     => rst_i,
 
                encoded_i => encoded_i,
 
                encoded_i => encoded_i,
 
    nd_i      => nd_i,
 
    nd_i      => nd_i,
 
                decoded_o => decoded_o,
 
                decoded_o => decoded_o,
 
                nd_o      => nd_o
 
                nd_o      => nd_o
 
        );
 
        );
 
 
 
 
 
  process
 
  process
 
  begin
 
  begin
 
-- below never changes
 
-- below never changes
 
    rst_i <= '1';
 
    rst_i <= '1';
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    rst_i <= '0';
 
    rst_i <= '0';
 
    encoded_i <= "0000";
 
    encoded_i <= "0000";
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "1000"; -- 00
 
    encoded_i <= "1000"; -- 00
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
-- above never changes
 
-- above never changes
 
 
 
 
 
    encoded_i <= "0010"; --11
 
    encoded_i <= "0010"; --11
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0100"; --0
 
    encoded_i <= "0100"; --0
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0001"; --1
 
    encoded_i <= "0001"; --1
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "1000"; --00
 
    encoded_i <= "1000"; --00
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
 
 
 
 
    encoded_i <= "0001"; --1
 
    encoded_i <= "0001"; --1
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0100"; --0
 
    encoded_i <= "0100"; --0
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0001"; --1
 
    encoded_i <= "0001"; --1
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0100"; --0
 
    encoded_i <= "0100"; --0
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0001"; --1
 
    encoded_i <= "0001"; --1
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0100"; --0
 
    encoded_i <= "0100"; --0
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0001"; --1
 
    encoded_i <= "0001"; --1
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0100"; --0
 
    encoded_i <= "0100"; --0
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0001"; --1
 
    encoded_i <= "0001"; --1
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0100"; --0
 
    encoded_i <= "0100"; --0
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0001"; --1
 
    encoded_i <= "0001"; --1
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0100"; --0
 
    encoded_i <= "0100"; --0
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
    encoded_i <= "0001"; --1
 
    encoded_i <= "0001"; --1
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0100"; --0
 
    encoded_i <= "0100"; --0
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0001"; --1
 
    encoded_i <= "0001"; --1
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
    encoded_i <= "0100"; --0
 
    encoded_i <= "0100"; --0
 
 
 
 
 
    nd_i <= '1';
 
    nd_i <= '1';
 
    wait for period;
 
    wait for period;
 
    nd_i <= '0';
 
    nd_i <= '0';
 
 
 
 
 
    wait for MID_SINGLE;
 
    wait for MID_SINGLE;
 
 
 
 
 
  end process;
 
  end process;
 
 
 
 
 
  clock : process
 
  clock : process
 
  begin
 
  begin
 
    clk_i <= '1';
 
    clk_i <= '1';
 
    loop
 
    loop
 
      wait for half_period;
 
      wait for half_period;
 
      clk_i <= not clk_i;
 
      clk_i <= not clk_i;
 
    end loop;
 
    end loop;
 
  end process;
 
  end process;
 
 
 
 
 
end Behavioral;
 
end Behavioral;
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.