OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] [prj/] [src/] [blackboxes/] [uart_top.v] - Diff between revs 63 and 85

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 63 Rev 85
 
 
 
 
`include "uart_defines.v"
`include "uart_defines.v"
 
 
module uart_top (
module uart_top (
        wb_clk_i,
        wb_clk_i,
 
 
        // Wishbone signals
        // Wishbone signals
        wb_rst_i, wb_adr_i, wb_dat_i, wb_dat_o, wb_we_i, wb_stb_i, wb_cyc_i, wb_ack_o, wb_sel_i,
        wb_rst_i, wb_adr_i, wb_dat_i, wb_dat_o, wb_we_i, wb_stb_i, wb_cyc_i, wb_ack_o, wb_sel_i,
        int_o, // interrupt request
        int_o, // interrupt request
 
 
        // UART signals
        // UART signals
        // serial input/output
        // serial input/output
        stx_pad_o, srx_pad_i,
        stx_pad_o, srx_pad_i,
 
 
        // modem signals
        // modem signals
        rts_pad_o, cts_pad_i, dtr_pad_o, dsr_pad_i, ri_pad_i, dcd_pad_i
        rts_pad_o, cts_pad_i, dtr_pad_o, dsr_pad_i, ri_pad_i, dcd_pad_i
`ifdef UART_HAS_BAUDRATE_OUTPUT
`ifdef UART_HAS_BAUDRATE_OUTPUT
        , baud_o
        , baud_o
`endif
`endif
        );
        );
 
 
parameter                                                        uart_data_width = `UART_DATA_WIDTH;
parameter                                                        uart_data_width = `UART_DATA_WIDTH;
parameter                                                        uart_addr_width = `UART_ADDR_WIDTH;
parameter                                                        uart_addr_width = `UART_ADDR_WIDTH;
 
 
input                                                            wb_clk_i;
input                                                            wb_clk_i;
 
 
// WISHBONE interface
// WISHBONE interface
input                                                            wb_rst_i;
input                                                            wb_rst_i;
input [uart_addr_width-1:0]       wb_adr_i;
input [uart_addr_width-1:0]       wb_adr_i;
input [uart_data_width-1:0]       wb_dat_i;
input [uart_data_width-1:0]       wb_dat_i;
output [uart_data_width-1:0]      wb_dat_o;
output [uart_data_width-1:0]      wb_dat_o;
input                                                            wb_we_i;
input                                                            wb_we_i;
input                                                            wb_stb_i;
input                                                            wb_stb_i;
input                                                            wb_cyc_i;
input                                                            wb_cyc_i;
input [3:0]                                                       wb_sel_i;
input [3:0]                                                       wb_sel_i;
output                                                           wb_ack_o;
output                                                           wb_ack_o;
output                                                           int_o;
output                                                           int_o;
 
 
// UART signals
// UART signals
input                                                            srx_pad_i;
input                                                            srx_pad_i;
output                                                           stx_pad_o;
output                                                           stx_pad_o;
output                                                           rts_pad_o;
output                                                           rts_pad_o;
input                                                            cts_pad_i;
input                                                            cts_pad_i;
output                                                           dtr_pad_o;
output                                                           dtr_pad_o;
input                                                            dsr_pad_i;
input                                                            dsr_pad_i;
input                                                            ri_pad_i;
input                                                            ri_pad_i;
input                                                            dcd_pad_i;
input                                                            dcd_pad_i;
 
 
// optional baudrate output
// optional baudrate output
`ifdef UART_HAS_BAUDRATE_OUTPUT
`ifdef UART_HAS_BAUDRATE_OUTPUT
output  baud_o;
output  baud_o;
`endif
`endif
 
 
 
 
endmodule
endmodule
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.