URL
https://opencores.org/ocsvn/minsoc/minsoc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
| Rev 2 |
Rev 64 |
|
MEMORY
|
|
{
|
|
reset : ORIGIN = 0x00000000, LENGTH = 0x00000200
|
|
vectors : ORIGIN = 0x00000200, LENGTH = 0x00001000
|
|
ram : ORIGIN = 0x00001200, LENGTH = 0x00006E00 /*0x8000 total*/
|
|
}
|
|
|
|
SECTIONS
|
|
{
|
|
.reset :
|
|
{
|
|
*(.reset)
|
|
} > reset
|
|
|
|
|
|
|
|
.vectors :
|
|
{
|
|
_vec_start = .;
|
|
*(.vectors)
|
|
_vec_end = .;
|
|
} > vectors
|
|
|
|
.text :
|
|
{
|
|
*(.text)
|
|
} > ram
|
|
|
|
.rodata :
|
|
{
|
|
*(.rodata)
|
|
*(.rodata.*)
|
|
} > ram
|
|
|
|
.icm :
|
|
{
|
|
_icm_start = .;
|
|
*(.icm)
|
|
_icm_end = .;
|
|
} > ram
|
|
|
|
.data :
|
|
{
|
|
_dst_beg = .;
|
|
*(.data)
|
|
_dst_end = .;
|
|
} > ram
|
|
|
|
.bss :
|
|
{
|
|
*(.bss)
|
|
} > ram
|
|
|
|
.stack (NOLOAD) :
|
|
{
|
|
*(.stack)
|
|
_src_addr = .;
|
|
} > ram
|
|
|
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
