OpenCores
URL https://opencores.org/ocsvn/mips789/mips789/trunk

Subversion Repositories mips789

[/] [mips789/] [tags/] [arelease/] [quartus2/] [mips_top.asm.rpt] - Diff between revs 36 and 51

Only display areas with differences | Details | Blame | View Log

Rev 36 Rev 51
Assembler report for mips_top
Assembler report for mips_top
Mon Oct 13 12:02:08 2008
Mon Oct 13 12:02:08 2008
Version 4.2 Build 157 12/07/2004 SJ Full Version
Version 4.2 Build 157 12/07/2004 SJ Full Version
---------------------
---------------------
; Table of Contents ;
; Table of Contents ;
---------------------
---------------------
  1. Legal Notice
  1. Legal Notice
  2. Assembler Summary
  2. Assembler Summary
  3. Assembler Settings
  3. Assembler Settings
  4. Assembler Generated Files
  4. Assembler Generated Files
  5. Assembler Device Options: E:/mips789/mips789/quartus2/mips_top.sof
  5. Assembler Device Options: E:/mips789/mips789/quartus2/mips_top.sof
  6. Assembler Device Options: E:/mips789/mips789/quartus2/mips_top.pof
  6. Assembler Device Options: E:/mips789/mips789/quartus2/mips_top.pof
  7. Assembler Messages
  7. Assembler Messages
----------------
----------------
; Legal Notice ;
; Legal Notice ;
----------------
----------------
Copyright (C) 1991-2004 Altera Corporation
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.
party's intellectual property, are provided herein.
+---------------------------------------------------------------+
+---------------------------------------------------------------+
; Assembler Summary                                             ;
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Mon Oct 13 12:02:08 2008 ;
; Assembler Status      ; Successful - Mon Oct 13 12:02:08 2008 ;
; Revision Name         ; mips_top                              ;
; Revision Name         ; mips_top                              ;
; Top-level Entity Name ; mips_top                              ;
; Top-level Entity Name ; mips_top                              ;
; Family                ; Cyclone                               ;
; Family                ; Cyclone                               ;
; Device                ; EP1C6Q240C6                           ;
; Device                ; EP1C6Q240C6                           ;
+-----------------------+---------------------------------------+
+-----------------------+---------------------------------------+
+------------------------------------------------------------------------------------------------------------------+
+------------------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                               ;
; Assembler Settings                                                                                               ;
+---------------------------------------------------------------------------------------+----------+---------------+
+---------------------------------------------------------------------------------------+----------+---------------+
; Option                                                                                ; Setting  ; Default Value ;
; Option                                                                                ; Setting  ; Default Value ;
+---------------------------------------------------------------------------------------+----------+---------------+
+---------------------------------------------------------------------------------------+----------+---------------+
; Use smart compilation                                                                 ; Normal   ; Normal        ;
; Use smart compilation                                                                 ; Normal   ; Normal        ;
; Generate Serial Vector Format File (.svf) for Target Device                           ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                           ; Off      ; Off           ;
; Generate In System Configuration File (.isc) for Target Device                        ; Off      ; Off           ;
; Generate In System Configuration File (.isc) for Target Device                        ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                           ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                           ; Off      ; Off           ;
; Generate an uncompressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device        ; Off      ; Off           ;
; Generate an uncompressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device        ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device           ; On       ; On            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device           ; On       ; On            ;
; Generate Serial Vector Format File (.svf) For Configuration Device                    ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) For Configuration Device                    ; Off      ; Off           ;
; Generate In System Configuration File (.isc) For Configuration Device                 ; Off      ; Off           ;
; Generate In System Configuration File (.isc) For Configuration Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam)For Configuration Device                     ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam)For Configuration Device                     ; Off      ; Off           ;
; Generate an uncompressed Jam STAPL Byte Code 2.0 File (.jbc) For Configuration Device ; Off      ; Off           ;
; Generate an uncompressed Jam STAPL Byte Code 2.0 File (.jbc) For Configuration Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) For Configuration Device    ; On       ; On            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) For Configuration Device    ; On       ; On            ;
; Generate Hexadecimal (Intel-format) Output File (.hexout) For Configuration Device    ; Off      ; Off           ;
; Generate Hexadecimal (Intel-format) Output File (.hexout) For Configuration Device    ; Off      ; Off           ;
; Generate compressed bitstreams                                                        ; on       ; on            ;
; Generate compressed bitstreams                                                        ; on       ; on            ;
; Compression mode                                                                      ; Off      ; Off           ;
; Compression mode                                                                      ; Off      ; Off           ;
; Clock source for configuration device                                                 ; Internal ; Internal      ;
; Clock source for configuration device                                                 ; Internal ; Internal      ;
; Clock frequency of the configuration device                                           ; 10 MHz   ; 10 MHz        ;
; Clock frequency of the configuration device                                           ; 10 MHz   ; 10 MHz        ;
; Divide clock frequency by                                                             ; 1        ; 1             ;
; Divide clock frequency by                                                             ; 1        ; 1             ;
; JTAG user code for target device                                                      ; Ffffffff ; Ffffffff      ;
; JTAG user code for target device                                                      ; Ffffffff ; Ffffffff      ;
; Auto user code                                                                        ; off      ; off           ;
; Auto user code                                                                        ; off      ; off           ;
; Use configuration device                                                              ; On       ; On            ;
; Use configuration device                                                              ; On       ; On            ;
; Configuration device                                                                  ; Auto     ; Auto          ;
; Configuration device                                                                  ; Auto     ; Auto          ;
; JTAG user code for configuration device                                               ; Ffffffff ; Ffffffff      ;
; JTAG user code for configuration device                                               ; Ffffffff ; Ffffffff      ;
; Configuration device auto user code                                                   ; off      ; off           ;
; Configuration device auto user code                                                   ; off      ; off           ;
; Auto-increment JTAG user code for multiple configuration devices                      ; On       ; On            ;
; Auto-increment JTAG user code for multiple configuration devices                      ; On       ; On            ;
; Generate Tabular Text File (.ttf) For Target Device                                   ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                                   ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                                     ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                                     ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device           ; Off      ; Off           ;
; Hexadecimal Output File start address                                                 ; 0        ; 0             ;
; Hexadecimal Output File start address                                                 ; 0        ; 0             ;
; Hexadecimal Output File count direction                                               ; Up       ; Up            ;
; Hexadecimal Output File count direction                                               ; Up       ; Up            ;
; Release clears before tri-states                                                      ; off      ; off           ;
; Release clears before tri-states                                                      ; off      ; off           ;
; Auto-restart configuration after error                                                ; On       ; On            ;
; Auto-restart configuration after error                                                ; On       ; On            ;
+---------------------------------------------------------------------------------------+----------+---------------+
+---------------------------------------------------------------------------------------+----------+---------------+
+------------------------------------------+
+------------------------------------------+
; Assembler Generated Files                ;
; Assembler Generated Files                ;
+------------------------------------------+
+------------------------------------------+
; File Name                                ;
; File Name                                ;
+------------------------------------------+
+------------------------------------------+
; E:/mips789/mips789/quartus2/mips_top.sof ;
; E:/mips789/mips789/quartus2/mips_top.sof ;
; E:/mips789/mips789/quartus2/mips_top.pof ;
; E:/mips789/mips789/quartus2/mips_top.pof ;
+------------------------------------------+
+------------------------------------------+
+--------------------------------------------------------------------+
+--------------------------------------------------------------------+
; Assembler Device Options: E:/mips789/mips789/quartus2/mips_top.sof ;
; Assembler Device Options: E:/mips789/mips789/quartus2/mips_top.sof ;
+----------------+---------------------------------------------------+
+----------------+---------------------------------------------------+
; Option         ; Setting                                           ;
; Option         ; Setting                                           ;
+----------------+---------------------------------------------------+
+----------------+---------------------------------------------------+
; Device         ; EP1C6Q240C6                                       ;
; Device         ; EP1C6Q240C6                                       ;
; JTAG usercode  ; 0xFFFFFFFF                                        ;
; JTAG usercode  ; 0xFFFFFFFF                                        ;
; Checksum       ; 0x0037EC84                                        ;
; Checksum       ; 0x0037EC84                                        ;
+----------------+---------------------------------------------------+
+----------------+---------------------------------------------------+
+--------------------------------------------------------------------+
+--------------------------------------------------------------------+
; Assembler Device Options: E:/mips789/mips789/quartus2/mips_top.pof ;
; Assembler Device Options: E:/mips789/mips789/quartus2/mips_top.pof ;
+----------------+---------------------------------------------------+
+----------------+---------------------------------------------------+
; Option         ; Setting                                           ;
; Option         ; Setting                                           ;
+----------------+---------------------------------------------------+
+----------------+---------------------------------------------------+
; Device         ; EPCS4                                             ;
; Device         ; EPCS4                                             ;
; JTAG usercode  ; 0xFFFFFFFF                                        ;
; JTAG usercode  ; 0xFFFFFFFF                                        ;
; Checksum       ; 0x071AA58F                                        ;
; Checksum       ; 0x071AA58F                                        ;
+----------------+---------------------------------------------------+
+----------------+---------------------------------------------------+
+--------------------+
+--------------------+
; Assembler Messages ;
; Assembler Messages ;
+--------------------+
+--------------------+
Info: *******************************************************************
Info: *******************************************************************
Info: Running Quartus II Assembler
Info: Running Quartus II Assembler
    Info: Version 4.2 Build 157 12/07/2004 SJ Full Version
    Info: Version 4.2 Build 157 12/07/2004 SJ Full Version
    Info: Processing started: Mon Oct 13 12:02:04 2008
    Info: Processing started: Mon Oct 13 12:02:04 2008
Info: Command: quartus_asm --import_settings_files=off --export_settings_files=off mips_top -c mips_top
Info: Command: quartus_asm --import_settings_files=off --export_settings_files=off mips_top -c mips_top
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
    Info: Processing ended: Mon Oct 13 12:02:08 2008
    Info: Processing ended: Mon Oct 13 12:02:08 2008
    Info: Elapsed time: 00:00:05
    Info: Elapsed time: 00:00:05
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.