OpenCores
URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] [mlite/] [trunk/] [vhdl/] [makefile] - Diff between revs 39 and 43

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 39 Rev 43
#Makefile for M-lite
#Makefile for Plasma
 
 
#for ModelSim
#for ModelSim
#WORK_DIR = work
#WORK_DIR = work
#DEP_FILE = _primary.dat
#DEP_FILE = _primary.dat
#COMPILE = vcom -check_synthesis
#COMPILE = vcom -check_synthesis
#for FREE VHDL simulator http://www.symphonyeda.com
#for FREE VHDL simulator http://www.symphonyeda.com
WORK_DIR = work.sym
WORK_DIR = work.sym
DEP_FILE = prim.dep
DEP_FILE = prim.dep
COMPILE = vhdlp -s
COMPILE = vhdlp -s
all: $(WORK_DIR)/tbench/$(DEP_FILE)
all: $(WORK_DIR)/tbench/$(DEP_FILE)
run: all
run: all
        -@echo off > output.txt
        -@echo off > output.txt
        -@echo on
        -@echo on
        -@start tail -f output.txt
        -@start tail -f output.txt
        vhdle -t 30ms tbench
        vhdle -t 30ms tbench
        -@diff output.txt ../tools/output.txt
        -@diff output.txt ../tools/output.txt
opcodes: all
opcodes: all
        gmake -C ..\tools opcodes
        gmake -C ..\tools opcodes
        vhdle -t 200us tbench
        vhdle -t 200us tbench
        @type output.txt|more
        @type output.txt|more
simulate: all
simulate: all
        vhdle -s -t 40us tbench -do simili.cmd -list trace.txt
        vhdle -s -t 40us tbench -do simili.cmd -list trace.txt
        -@..\tools\tracehex.exe
        -@..\tools\tracehex.exe
        -@start ed trace2.txt
        -@start ed trace2.txt
$(WORK_DIR)/mlite_pack/$(DEP_FILE): mlite_pack.vhd
$(WORK_DIR)/mlite_pack/$(DEP_FILE): mlite_pack.vhd
        $(COMPILE) mlite_pack.vhd
        $(COMPILE) mlite_pack.vhd
$(WORK_DIR)/alu/$(DEP_FILE): mlite_pack.vhd alu.vhd
$(WORK_DIR)/alu/$(DEP_FILE): mlite_pack.vhd alu.vhd
        $(COMPILE) alu.vhd
        $(COMPILE) alu.vhd
$(WORK_DIR)/bus_mux/$(DEP_FILE): mlite_pack.vhd bus_mux.vhd
$(WORK_DIR)/bus_mux/$(DEP_FILE): mlite_pack.vhd bus_mux.vhd
        $(COMPILE) bus_mux.vhd
        $(COMPILE) bus_mux.vhd
$(WORK_DIR)/control/$(DEP_FILE): mlite_pack.vhd control.vhd
$(WORK_DIR)/control/$(DEP_FILE): mlite_pack.vhd control.vhd
        $(COMPILE) control.vhd
        $(COMPILE) control.vhd
$(WORK_DIR)/mem_ctrl/$(DEP_FILE): mlite_pack.vhd mem_ctrl.vhd
$(WORK_DIR)/mem_ctrl/$(DEP_FILE): mlite_pack.vhd mem_ctrl.vhd
        $(COMPILE) mem_ctrl.vhd
        $(COMPILE) mem_ctrl.vhd
$(WORK_DIR)/mult/$(DEP_FILE): mlite_pack.vhd mult.vhd
$(WORK_DIR)/mult/$(DEP_FILE): mlite_pack.vhd mult.vhd
        $(COMPILE) mult.vhd
        $(COMPILE) mult.vhd
$(WORK_DIR)/pc_next/$(DEP_FILE): mlite_pack.vhd pc_next.vhd
$(WORK_DIR)/pc_next/$(DEP_FILE): mlite_pack.vhd pc_next.vhd
        $(COMPILE) pc_next.vhd
        $(COMPILE) pc_next.vhd
$(WORK_DIR)/reg_bank/$(DEP_FILE): mlite_pack.vhd reg_bank.vhd
$(WORK_DIR)/reg_bank/$(DEP_FILE): mlite_pack.vhd reg_bank.vhd
        $(COMPILE) reg_bank.vhd
        $(COMPILE) reg_bank.vhd
$(WORK_DIR)/shifter/$(DEP_FILE): mlite_pack.vhd shifter.vhd
$(WORK_DIR)/shifter/$(DEP_FILE): mlite_pack.vhd shifter.vhd
        $(COMPILE) shifter.vhd
        $(COMPILE) shifter.vhd
$(WORK_DIR)/mlite_cpu/$(DEP_FILE): mlite_cpu.vhd \
$(WORK_DIR)/mlite_cpu/$(DEP_FILE): mlite_cpu.vhd \
        $(WORK_DIR)/mlite_pack/$(DEP_FILE) \
        $(WORK_DIR)/mlite_pack/$(DEP_FILE) \
        $(WORK_DIR)/alu/$(DEP_FILE) \
        $(WORK_DIR)/alu/$(DEP_FILE) \
        $(WORK_DIR)/bus_mux/$(DEP_FILE) \
        $(WORK_DIR)/bus_mux/$(DEP_FILE) \
        $(WORK_DIR)/control/$(DEP_FILE) \
        $(WORK_DIR)/control/$(DEP_FILE) \
        $(WORK_DIR)/mem_ctrl/$(DEP_FILE) \
        $(WORK_DIR)/mem_ctrl/$(DEP_FILE) \
        $(WORK_DIR)/mult/$(DEP_FILE) \
        $(WORK_DIR)/mult/$(DEP_FILE) \
        $(WORK_DIR)/pc_next/$(DEP_FILE) \
        $(WORK_DIR)/pc_next/$(DEP_FILE) \
        $(WORK_DIR)/reg_bank/$(DEP_FILE) \
        $(WORK_DIR)/reg_bank/$(DEP_FILE) \
        $(WORK_DIR)/shifter/$(DEP_FILE)
        $(WORK_DIR)/shifter/$(DEP_FILE)
        $(COMPILE) mlite_cpu.vhd
        $(COMPILE) mlite_cpu.vhd
$(WORK_DIR)/ram/$(DEP_FILE): mlite_pack.vhd ram.vhd
$(WORK_DIR)/ram/$(DEP_FILE): mlite_pack.vhd ram.vhd
        $(COMPILE) -87 ram.vhd
        $(COMPILE) -87 ram.vhd
$(WORK_DIR)/tbench/$(DEP_FILE): mlite_pack.vhd tbench.vhd \
$(WORK_DIR)/tbench/$(DEP_FILE): mlite_pack.vhd tbench.vhd \
        $(WORK_DIR)/mlite_pack/$(DEP_FILE) \
        $(WORK_DIR)/mlite_pack/$(DEP_FILE) \
        $(WORK_DIR)/mlite_cpu/$(DEP_FILE) \
        $(WORK_DIR)/mlite_cpu/$(DEP_FILE) \
        $(WORK_DIR)/ram/$(DEP_FILE)
        $(WORK_DIR)/ram/$(DEP_FILE)
        $(COMPILE) tbench.vhd
        $(COMPILE) tbench.vhd
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.