----------------------------------------------------------------------
|
----------------------------------------------------------------------
|
---- ----
|
---- ----
|
---- adder_n.vhd ----
|
---- adder_n.vhd ----
|
---- ----
|
---- ----
|
---- This file is part of the ----
|
---- This file is part of the ----
|
---- Modular Simultaneous Exponentiation Core project ----
|
---- Modular Simultaneous Exponentiation Core project ----
|
---- http://www.opencores.org/cores/mod_sim_exp/ ----
|
---- http://www.opencores.org/cores/mod_sim_exp/ ----
|
---- ----
|
---- ----
|
---- Description ----
|
---- Description ----
|
---- This file contains the implementation of a n-bit adder ----
|
---- This file contains the implementation of a n-bit adder ----
|
---- using the adder blocks. ----
|
---- using the adder blocks. ----
|
---- used as the montgommery multiplier pre- and post- ----
|
---- used as the montgommery multiplier pre- and post- ----
|
---- computation adder ----
|
---- computation adder ----
|
---- ----
|
---- ----
|
---- Dependencies: ----
|
---- Dependencies: ----
|
---- - adder_block ----
|
---- - adder_block ----
|
---- ----
|
---- ----
|
---- Author(s): ----
|
---- Author(s): ----
|
---- - Geoffrey Ottoy, DraMCo research group ----
|
---- - Geoffrey Ottoy, DraMCo research group ----
|
---- - Jonas De Craene, JonasDC@opencores.org ----
|
---- - Jonas De Craene, JonasDC@opencores.org ----
|
---- ----
|
---- ----
|
----------------------------------------------------------------------
|
----------------------------------------------------------------------
|
---- ----
|
---- ----
|
---- Copyright (C) 2011 DraMCo research group and OPENCORES.ORG ----
|
---- Copyright (C) 2011 DraMCo research group and OPENCORES.ORG ----
|
---- ----
|
---- ----
|
---- This source file may be used and distributed without ----
|
---- This source file may be used and distributed without ----
|
---- restriction provided that this copyright statement is not ----
|
---- restriction provided that this copyright statement is not ----
|
---- removed from the file and that any derivative work contains ----
|
---- removed from the file and that any derivative work contains ----
|
---- the original copyright notice and the associated disclaimer. ----
|
---- the original copyright notice and the associated disclaimer. ----
|
---- ----
|
---- ----
|
---- This source file is free software; you can redistribute it ----
|
---- This source file is free software; you can redistribute it ----
|
---- and/or modify it under the terms of the GNU Lesser General ----
|
---- and/or modify it under the terms of the GNU Lesser General ----
|
---- Public License as published by the Free Software Foundation; ----
|
---- Public License as published by the Free Software Foundation; ----
|
---- either version 2.1 of the License, or (at your option) any ----
|
---- either version 2.1 of the License, or (at your option) any ----
|
---- later version. ----
|
---- later version. ----
|
---- ----
|
---- ----
|
---- This source is distributed in the hope that it will be ----
|
---- This source is distributed in the hope that it will be ----
|
---- useful, but WITHOUT ANY WARRANTY; without even the implied ----
|
---- useful, but WITHOUT ANY WARRANTY; without even the implied ----
|
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ----
|
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ----
|
---- PURPOSE. See the GNU Lesser General Public License for more ----
|
---- PURPOSE. See the GNU Lesser General Public License for more ----
|
---- details. ----
|
---- details. ----
|
---- ----
|
---- ----
|
---- You should have received a copy of the GNU Lesser General ----
|
---- You should have received a copy of the GNU Lesser General ----
|
---- Public License along with this source; if not, download it ----
|
---- Public License along with this source; if not, download it ----
|
---- from http://www.opencores.org/lgpl.shtml ----
|
---- from http://www.opencores.org/lgpl.shtml ----
|
---- ----
|
---- ----
|
----------------------------------------------------------------------
|
----------------------------------------------------------------------
|
|
|
library IEEE;
|
library IEEE;
|
use IEEE.STD_LOGIC_1164.ALL;
|
use IEEE.STD_LOGIC_1164.ALL;
|
use IEEE.STD_LOGIC_ARITH.ALL;
|
use IEEE.STD_LOGIC_ARITH.ALL;
|
use IEEE.STD_LOGIC_UNSIGNED.ALL;
|
use IEEE.STD_LOGIC_UNSIGNED.ALL;
|
|
|
---- Uncomment the following library declaration if instantiating
|
---- Uncomment the following library declaration if instantiating
|
---- any Xilinx primitives in this code.
|
---- any Xilinx primitives in this code.
|
--library UNISIM;
|
--library UNISIM;
|
--use UNISIM.VComponents.all;
|
--use UNISIM.VComponents.all;
|
|
|
entity adder_n is
|
entity adder_n is
|
generic ( width : integer := 1536;
|
generic ( width : integer := 1536;
|
block_width : integer := 8
|
block_width : integer := 8
|
);
|
);
|
Port ( core_clk : in STD_LOGIC;
|
Port ( core_clk : in STD_LOGIC;
|
a : in STD_LOGIC_VECTOR((width-1) downto 0);
|
a : in STD_LOGIC_VECTOR((width-1) downto 0);
|
b : in STD_LOGIC_VECTOR((width-1) downto 0);
|
b : in STD_LOGIC_VECTOR((width-1) downto 0);
|
cin : in STD_LOGIC;
|
cin : in STD_LOGIC;
|
cout : out STD_LOGIC;
|
cout : out STD_LOGIC;
|
s : out STD_LOGIC_VECTOR((width-1) downto 0)
|
s : out STD_LOGIC_VECTOR((width-1) downto 0)
|
);
|
);
|
end adder_n;
|
end adder_n;
|
|
|
architecture Structural of adder_n is
|
architecture Structural of adder_n is
|
component adder_block
|
component adder_block
|
generic ( width : integer := 32
|
generic ( width : integer := 32
|
);
|
);
|
Port ( core_clk : in STD_LOGIC;
|
Port ( core_clk : in STD_LOGIC;
|
a : in STD_LOGIC_VECTOR((width-1) downto 0);
|
a : in STD_LOGIC_VECTOR((width-1) downto 0);
|
b : in STD_LOGIC_VECTOR((width-1) downto 0);
|
b : in STD_LOGIC_VECTOR((width-1) downto 0);
|
cin : in STD_LOGIC;
|
cin : in STD_LOGIC;
|
cout : out STD_LOGIC;
|
cout : out STD_LOGIC;
|
s : out STD_LOGIC_VECTOR((width-1) downto 0)
|
s : out STD_LOGIC_VECTOR((width-1) downto 0)
|
);
|
);
|
end component;
|
end component;
|
|
|
constant nr_of_blocks : integer := width/block_width;
|
constant nr_of_blocks : integer := width/block_width;
|
signal carry : std_logic_vector(nr_of_blocks downto 0);
|
signal carry : std_logic_vector(nr_of_blocks downto 0);
|
begin
|
begin
|
|
|
carry(0) <= cin;
|
carry(0) <= cin;
|
|
|
adder_block_chain: for i in 0 to (nr_of_blocks-1) generate
|
adder_block_chain: for i in 0 to (nr_of_blocks-1) generate
|
adder_blocks: adder_block
|
adder_blocks: adder_block
|
generic map( width => block_width
|
generic map( width => block_width
|
)
|
)
|
port map( core_clk => core_clk,
|
port map( core_clk => core_clk,
|
a => a((((i+1)*block_width)-1) downto (i*block_width)),
|
a => a((((i+1)*block_width)-1) downto (i*block_width)),
|
b => b((((i+1)*block_width)-1) downto (i*block_width)),
|
b => b((((i+1)*block_width)-1) downto (i*block_width)),
|
cin => carry(i),
|
cin => carry(i),
|
cout => carry(i+1),
|
cout => carry(i+1),
|
s => s((((i+1)*block_width)-1) downto (i*block_width))
|
s => s((((i+1)*block_width)-1) downto (i*block_width))
|
);
|
);
|
end generate;
|
end generate;
|
|
|
cout <= carry(nr_of_blocks);
|
cout <= carry(nr_of_blocks);
|
|
|
|
|
