//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// OMS 8051 cores UART Interface Module ////
|
//// OMS 8051 cores UART Interface Module ////
|
//// ////
|
//// ////
|
//// This file is part of the OMS 8051 cores project ////
|
//// This file is part of the OMS 8051 cores project ////
|
//// http://www.opencores.org/cores/oms8051mini/ ////
|
//// http://www.opencores.org/cores/oms8051mini/ ////
|
//// ////
|
//// ////
|
//// Description ////
|
//// Description ////
|
//// OMS 8051 definitions. ////
|
//// OMS 8051 definitions. ////
|
//// ////
|
//// ////
|
//// To Do: ////
|
//// To Do: ////
|
//// nothing ////
|
//// nothing ////
|
//// ////
|
//// ////
|
//// Author(s): ////
|
//// Author(s): ////
|
//// - Dinesh Annayya, dinesha@opencores.org ////
|
//// - Dinesh Annayya, dinesha@opencores.org ////
|
//// ////
|
//// ////
|
//// Revision : ////
|
|
//// v-0.0 : Nov 26, 2016 ////
|
|
//// 1. Initial version picked from ////
|
|
//// http://www.opencores.org/cores/turbo8051/ ////
|
|
//// ////
|
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
|
//// Revision :
|
|
//// v0.0 : Nov 26, 2016
|
|
//// 1. Initial version picked from
|
|
//// http://www.opencores.org/cores/turbo8051/
|
|
//// v0.1 : Jan 19, 2017
|
|
//// 1. Lint fixes for case statement //////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
//// restriction provided that this copyright statement is not ////
|
//// restriction provided that this copyright statement is not ////
|
//// removed from the file and that any derivative work contains ////
|
//// removed from the file and that any derivative work contains ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// ////
|
//// ////
|
//// This source file is free software; you can redistribute it ////
|
//// This source file is free software; you can redistribute it ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// later version. ////
|
//// later version. ////
|
//// ////
|
//// ////
|
//// This source is distributed in the hope that it will be ////
|
//// This source is distributed in the hope that it will be ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// details. ////
|
//// details. ////
|
//// ////
|
//// ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// Public License along with this source; if not, download it ////
|
//// Public License along with this source; if not, download it ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
|
|
|
|
// UART tx state machine
|
// UART tx state machine
|
|
|
module uart_txfsm (
|
module uart_txfsm (
|
reset_n ,
|
reset_n ,
|
baud_clk_16x ,
|
baud_clk_16x ,
|
|
|
cfg_tx_enable ,
|
cfg_tx_enable ,
|
cfg_stop_bit ,
|
cfg_stop_bit ,
|
cfg_pri_mod ,
|
cfg_pri_mod ,
|
|
|
// FIFO control signal
|
// FIFO control signal
|
fifo_empty ,
|
fifo_empty ,
|
fifo_rd ,
|
fifo_rd ,
|
fifo_data ,
|
fifo_data ,
|
|
|
// Line Interface
|
// Line Interface
|
so
|
so
|
);
|
);
|
|
|
|
|
input reset_n ; // active low reset signal
|
input reset_n ; // active low reset signal
|
input baud_clk_16x ; // baud clock-16x
|
input baud_clk_16x ; // baud clock-16x
|
|
|
input cfg_tx_enable ; // transmit interface enable
|
input cfg_tx_enable ; // transmit interface enable
|
input cfg_stop_bit ; // stop bit
|
input cfg_stop_bit ; // stop bit
|
// 0 --> 1 stop, 1 --> 2 Stop
|
// 0 --> 1 stop, 1 --> 2 Stop
|
input [1:0] cfg_pri_mod ;// Priority Mode
|
input [1:0] cfg_pri_mod ;// Priority Mode
|
// 2'b00 --> None
|
// 2'b00 --> None
|
// 2'b10 --> Even priority
|
// 2'b10 --> Even priority
|
// 2'b11 --> Odd priority
|
// 2'b11 --> Odd priority
|
|
|
//--------------------------------------
|
//--------------------------------------
|
// FIFO control signal
|
// FIFO control signal
|
//--------------------------------------
|
//--------------------------------------
|
input fifo_empty ; // fifo empty
|
input fifo_empty ; // fifo empty
|
output fifo_rd ; // fifo read, assumed no back to back read
|
output fifo_rd ; // fifo read, assumed no back to back read
|
input [7:0] fifo_data ; // fifo read data
|
input [7:0] fifo_data ; // fifo read data
|
|
|
// Line Interface
|
// Line Interface
|
output so ; // txd pin
|
output so ; // txd pin
|
|
|
|
|
reg [2:0] txstate ; // tx state
|
reg [2:0] txstate ; // tx state
|
reg so ; // txd pin
|
reg so ; // txd pin
|
reg [7:0] txdata ; // local txdata
|
reg [7:0] txdata ; // local txdata
|
reg fifo_rd ; // Fifo read enable
|
reg fifo_rd ; // Fifo read enable
|
reg [2:0] cnt ; // local data cont
|
reg [2:0] cnt ; // local data cont
|
reg [3:0] divcnt ; // clock div count
|
reg [3:0] divcnt ; // clock div count
|
|
|
parameter idle_st = 3'b000;
|
parameter idle_st = 3'b000;
|
parameter xfr_data_st = 3'b001;
|
parameter xfr_data_st = 3'b001;
|
parameter xfr_pri_st = 3'b010;
|
parameter xfr_pri_st = 3'b010;
|
parameter xfr_stop_st1 = 3'b011;
|
parameter xfr_stop_st1 = 3'b011;
|
parameter xfr_stop_st2 = 3'b100;
|
parameter xfr_stop_st2 = 3'b100;
|
|
|
|
|
always @(negedge reset_n or posedge baud_clk_16x)
|
always @(negedge reset_n or posedge baud_clk_16x)
|
begin
|
begin
|
if(reset_n == 1'b0) begin
|
if(reset_n == 1'b0) begin
|
txstate <= idle_st;
|
txstate <= idle_st;
|
so <= 1'b1;
|
so <= 1'b1;
|
cnt <= 3'b0;
|
cnt <= 3'b0;
|
txdata <= 8'h0;
|
txdata <= 8'h0;
|
fifo_rd <= 1'b0;
|
fifo_rd <= 1'b0;
|
divcnt <= 4'b0;
|
divcnt <= 4'b0;
|
end
|
end
|
else begin
|
else begin
|
divcnt <= divcnt+1;
|
divcnt <= divcnt+1;
|
if(divcnt == 4'b0000) begin // Do at once in 16 clock
|
if(divcnt == 4'b0000) begin // Do at once in 16 clock
|
case(txstate)
|
case(txstate)
|
idle_st : begin
|
idle_st : begin
|
if(!fifo_empty && cfg_tx_enable) begin
|
if(!fifo_empty && cfg_tx_enable) begin
|
so <= 1'b0 ; // Start bit
|
so <= 1'b0 ; // Start bit
|
cnt <= 3'b0;
|
cnt <= 3'b0;
|
fifo_rd <= 1'b1;
|
fifo_rd <= 1'b1;
|
txdata <= fifo_data;
|
txdata <= fifo_data;
|
txstate <= xfr_data_st;
|
txstate <= xfr_data_st;
|
end
|
end
|
end
|
end
|
|
|
xfr_data_st : begin
|
xfr_data_st : begin
|
fifo_rd <= 1'b0;
|
fifo_rd <= 1'b0;
|
so <= txdata[cnt];
|
so <= txdata[cnt];
|
cnt <= cnt+1;
|
cnt <= cnt+1;
|
if(cnt == 7) begin
|
if(cnt == 7) begin
|
if(cfg_pri_mod == 2'b00) begin // No Priority
|
if(cfg_pri_mod == 2'b00) begin // No Priority
|
txstate <= xfr_stop_st1;
|
txstate <= xfr_stop_st1;
|
end
|
end
|
else begin
|
else begin
|
txstate <= xfr_pri_st;
|
txstate <= xfr_pri_st;
|
end
|
end
|
end
|
end
|
end
|
end
|
|
|
xfr_pri_st : begin
|
xfr_pri_st : begin
|
if(cfg_pri_mod == 2'b10) // even priority
|
if(cfg_pri_mod == 2'b10) // even priority
|
so <= ^txdata;
|
so <= ^txdata;
|
else begin // Odd Priority
|
else begin // Odd Priority
|
so <= ~(^txdata);
|
so <= ~(^txdata);
|
end
|
end
|
txstate <= xfr_stop_st1;
|
txstate <= xfr_stop_st1;
|
end
|
end
|
|
|
xfr_stop_st1 : begin // First Stop Bit
|
xfr_stop_st1 : begin // First Stop Bit
|
so <= 1;
|
so <= 1;
|
if(cfg_stop_bit == 0) // 1 Stop Bit
|
if(cfg_stop_bit == 0) // 1 Stop Bit
|
txstate <= idle_st;
|
txstate <= idle_st;
|
else // 2 Stop Bit
|
else // 2 Stop Bit
|
txstate <= xfr_stop_st2;
|
txstate <= xfr_stop_st2;
|
end
|
end
|
|
|
xfr_stop_st2 : begin // Second Stop Bit
|
xfr_stop_st2 : begin // Second Stop Bit
|
so <= 1;
|
so <= 1;
|
txstate <= idle_st;
|
txstate <= idle_st;
|
end
|
end
|
|
default: txstate <= idle_st;
|
endcase
|
endcase
|
end
|
end
|
else begin
|
else begin
|
fifo_rd <= 1'b0;
|
fifo_rd <= 1'b0;
|
end
|
end
|
end
|
end
|
end
|
end
|
|
|
|
|
endmodule
|
endmodule
|
|
|