URL
https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 148 |
Rev 166 |
SCRIPT_NAME=elf
|
SCRIPT_NAME=elf
|
OUTPUT_FORMAT="elf64-tilegx"
|
OUTPUT_FORMAT="elf64-tilegx-le"
|
|
BIG_OUTPUT_FORMAT="elf64-tilegx-be"
|
|
LITTLE_OUTPUT_FORMAT="elf64-tilegx-le"
|
TEXT_START_ADDR=0x10000
|
TEXT_START_ADDR=0x10000
|
NO_REL_RELOCS=yes
|
NO_REL_RELOCS=yes
|
MAXPAGESIZE="CONSTANT (MAXPAGESIZE)"
|
MAXPAGESIZE="CONSTANT (MAXPAGESIZE)"
|
COMMONPAGESIZE="CONSTANT (COMMONPAGESIZE)"
|
COMMONPAGESIZE="CONSTANT (COMMONPAGESIZE)"
|
# See also `include/elf/tilegx.h'
|
# See also `include/elf/tilegx.h'
|
ARCH=tilegx
|
ARCH=tilegx
|
ALIGNMENT=64
|
ALIGNMENT=64
|
MACHINE=
|
MACHINE=
|
NOP=0
|
NOP=0
|
# Note that "elf32.em" actually handles elf64 also.
|
# Note that "elf32.em" actually handles elf64 also.
|
TEMPLATE_NAME=elf32
|
TEMPLATE_NAME=elf32
|
GENERATE_SHLIB_SCRIPT=yes
|
GENERATE_SHLIB_SCRIPT=yes
|
GENERATE_COMBRELOC_SCRIPT=yes
|
GENERATE_COMBRELOC_SCRIPT=yes
|
GENERATE_PIE_SCRIPT=yes
|
GENERATE_PIE_SCRIPT=yes
|
NO_SMALL_DATA=yes
|
NO_SMALL_DATA=yes
|
SEPARATE_GOTPLT=16
|
SEPARATE_GOTPLT=16
|
OTHER_SECTIONS="
|
OTHER_SECTIONS="
|
/* TILE architecture interrupt vector areas */
|
/* TILE architecture interrupt vector areas */
|
.intrpt0 0xfffffffffc000000 : { KEEP(*(.intrpt0)) }
|
.intrpt0 0xfffffffffc000000 : { KEEP(*(.intrpt0)) }
|
.intrpt1 0xfffffffffd000000 : { KEEP(*(.intrpt1)) }
|
.intrpt1 0xfffffffffd000000 : { KEEP(*(.intrpt1)) }
|
.intrpt2 0xfffffffffe000000 : { KEEP(*(.intrpt2)) }
|
.intrpt2 0xfffffffffe000000 : { KEEP(*(.intrpt2)) }
|
.intrpt3 0xffffffffff000000 : { KEEP(*(.intrpt3)) }
|
.intrpt3 0xffffffffff000000 : { KEEP(*(.intrpt3)) }
|
"
|
"
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.