OpenCores

URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-arm/] [cortex-a8-fix-b-plt.d] - Diff between revs 33 and 163

Only display areas with differences | Details | Blame | View Log

Rev 33	Rev 163

`.*`	`.*`


`Disassembly of section \.plt:`	`Disassembly of section \.plt:`

`00008000 <\.plt>:`	`00008000 <\.plt>:`
`8000: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)`	`8000: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)`
`8004: e59fe004 ldr lr, \[pc, #4\] ; 8010`	`8004: e59fe004 ldr lr, \[pc, #4\] ; 8010`
`8008: e08fe00e add lr, pc, lr`	`8008: e08fe00e add lr, pc, lr`
`800c: e5bef008 ldr pc, \[lr, #8\]!`	`800c: e5bef008 ldr pc, \[lr, #8\]!`
`8010: 00000ffc \.word 0x00000ffc`	`8010: 00000ffc \.word 0x00000ffc`
`8014: 4778 bx pc`	`8014: 4778 bx pc`
`8016: 46c0 nop ; \(mov r8, r8\)`	`8016: 46c0 nop ; \(mov r8, r8\)`
`8018: e28fc600 add ip, pc, #0`	`8018: e28fc600 add ip, pc, #0, 12`
`801c: e28cca00 add ip, ip, #0`	`801c: e28cca00 add ip, ip, #0, 20`
`8020: e5bcfff8 ldr pc, \[ip, #4088\]! ; 0xff8`	`8020: e5bcfff8 ldr pc, \[ip, #4088\]! ; 0xff8`

`Disassembly of section \.text:`	`Disassembly of section \.text:`

`00008ff0 :`	`00008ff0 :`
`8ff0: 46c0 nop ; \(mov r8, r8\)`	`8ff0: 46c0 nop ; \(mov r8, r8\)`
`8ff2: f240 0000 movw r0, #0`	`8ff2: f240 0000 movw r0, #0`
`8ff6: f240 0000 movw r0, #0`	`8ff6: f240 0000 movw r0, #0`
`8ffa: f240 0000 movw r0, #0`	`8ffa: f240 0000 movw r0, #0`
`8ffe: f000 b803 b\.w 9008`	`8ffe: f000 b803 b\.w 9008`
`9002: 0000 movs r0, r0`	`9002: 0000 movs r0, r0`
`9004: 0000 movs r0, r0`	`9004: 0000 movs r0, r0`
`9006: 0000 movs r0, r0`	`9006: 0000 movs r0, r0`
`9008: f7ff b804 b\.w 8014`	`9008: f7ff b804 b\.w 8014`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.