OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [sw/] [board/] [arty.ld] - Diff between revs 30 and 49

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 30 Rev 49
/*******************************************************************************
/*******************************************************************************
*
*
* Filename:     arty.ld
* Filename:     arty.ld
*
*
* Project:      OpenArty, an entirely open SoC based upon the Arty platform
* Project:      OpenArty, an entirely open SoC based upon the Arty platform
*
*
* Purpose:      This script provides a description of the memory on the Arty,
* Purpose:      This script provides a description of the memory on the Arty,
*               for the purposes of where to place programs in memory during
*               for the purposes of where to place programs in memory during
*               linking.
*               linking.
*
*
* Creator:      Dan Gisselquist, Ph.D.
* Creator:      Dan Gisselquist, Ph.D.
*               Gisselquist Technology, LLC
*               Gisselquist Technology, LLC
*
*
********************************************************************************
********************************************************************************
*
*
* Copyright (C) 2016, Gisselquist Technology, LLC
* Copyright (C) 2016, Gisselquist Technology, LLC
*
*
* This program is free software (firmware): you can redistribute it and/or
* This program is free software (firmware): you can redistribute it and/or
* modify it under the terms of  the GNU General Public License as published
* modify it under the terms of  the GNU General Public License as published
* by the Free Software Foundation, either version 3 of the License, or (at
* by the Free Software Foundation, either version 3 of the License, or (at
* your option) any later version.
* your option) any later version.
*
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
* ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
* FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
* FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
* for more details.
* for more details.
*
*
* License:      GPL, v3, as defined and found on www.gnu.org,
* License:      GPL, v3, as defined and found on www.gnu.org,
*               http://www.gnu.org/licenses/gpl.html
*               http://www.gnu.org/licenses/gpl.html
*
*
*
*
*******************************************************************************/
*******************************************************************************/
ENTRY(_start)
ENTRY(_start)
MEMORY
MEMORY
{
{
        blkram (wx) : ORIGIN = 0x0008000, LENGTH = 0x0008000
        blkram (wx) : ORIGIN = 0x0008000, LENGTH = 0x0008000
        flash  (rx) : ORIGIN = 0x0400000, LENGTH = 0x0400000
        flash  (rx) : ORIGIN = 0x0400000, LENGTH = 0x0400000
        sdram  (wx) : ORIGIN = 0x4000000, LENGTH = 0x4000000
        sdram  (wx) : ORIGIN = 0x4000000, LENGTH = 0x4000000
}
}
_flash  = ORIGIN(flash);
_flash  = ORIGIN(flash);
_blkram = ORIGIN(blkram);
_blkram = ORIGIN(blkram);
_sdram  = ORIGIN(sdram);
_sdram  = ORIGIN(sdram);
_top_of_stack = ORIGIN(blkram) + LENGTH(blkram) - 1;
_top_of_stack = ORIGIN(blkram) + LENGTH(blkram) - 1;
SECTIONS
SECTIONS
{
{
        .rocode 0x4e0000 : {
        .rocode 0x4e0000 : {
                _boot_address = .;
                _boot_address = .;
                *(.start) *(.boot)
                *(.start) *(.boot)
 
                *(.text.startup)
                } > flash
                } > flash
        _kernel_image_start = . ;
        _kernel_image_start = . ;
        .fastcode : {
        .fastcode : {
                *(.kernel)
                *(.kernel)
                _kernel_image_end = . ;
                _kernel_image_end = . ;
                }> blkram AT> flash
                }> blkram AT> flash
        _sdram_image_start = . ;
        _sdram_image_start = . ;
        .ramcode : {
        .ramcode : {
 
                *(.text.startup)
                *(.text)
                *(.text)
                *(.rodata*) *(.strings)
                *(.rodata*) *(.strings)
                *(.data) *(COMMON) *(.bss)
                *(.data) *(COMMON)
                }> sdram AT> flash
                }> sdram AT> flash
        _sdram_image_end = . ;
        _sdram_image_end = . ;
        .bss : {
        .bss : {
                *(.bss)
                *(.bss)
                _bss_image_end = . ;
                _bss_image_end = . ;
                } > sdram
                } > sdram
        _top_of_heap = .;
        _top_of_heap = .;
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.