////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
//
|
//
|
// Filename: mdioscope.cpp
|
// Filename: mdioscope.cpp
|
//
|
//
|
// Project: XuLA2-LX25 SoC based upon the ZipCPU
|
// Project: OpenArty, an entirely open SoC based upon the Arty platform
|
//
|
//
|
// Purpose:
|
// Purpose:
|
//
|
//
|
// Creator: Dan Gisselquist, Ph.D.
|
// Creator: Dan Gisselquist, Ph.D.
|
// Gisselquist Technology, LLC
|
// Gisselquist Technology, LLC
|
//
|
//
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
//
|
//
|
// Copyright (C) 2015-2016, Gisselquist Technology, LLC
|
// Copyright (C) 2015-2017, Gisselquist Technology, LLC
|
//
|
//
|
// This program is free software (firmware): you can redistribute it and/or
|
// This program is free software (firmware): you can redistribute it and/or
|
// modify it under the terms of the GNU General Public License as published
|
// modify it under the terms of the GNU General Public License as published
|
// by the Free Software Foundation, either version 3 of the License, or (at
|
// by the Free Software Foundation, either version 3 of the License, or (at
|
// your option) any later version.
|
// your option) any later version.
|
//
|
//
|
// This program is distributed in the hope that it will be useful, but WITHOUT
|
// This program is distributed in the hope that it will be useful, but WITHOUT
|
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
|
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
// for more details.
|
// for more details.
|
//
|
//
|
// You should have received a copy of the GNU General Public License along
|
// You should have received a copy of the GNU General Public License along
|
// with this program. (It's in the $(ROOT)/doc directory, run make with no
|
// with this program. (It's in the $(ROOT)/doc directory. Run make with no
|
// target there if the PDF file isn't present.) If not, see
|
// target there if the PDF file isn't present.) If not, see
|
// <http://www.gnu.org/licenses/> for a copy.
|
// <http://www.gnu.org/licenses/> for a copy.
|
//
|
//
|
// License: GPL, v3, as defined and found on www.gnu.org,
|
// License: GPL, v3, as defined and found on www.gnu.org,
|
// http://www.gnu.org/licenses/gpl.html
|
// http://www.gnu.org/licenses/gpl.html
|
//
|
//
|
//
|
//
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
//
|
//
|
//
|
//
|
#include <stdio.h>
|
#include <stdio.h>
|
#include <stdlib.h>
|
#include <stdlib.h>
|
#include <unistd.h>
|
#include <unistd.h>
|
#include <strings.h>
|
#include <strings.h>
|
#include <ctype.h>
|
#include <ctype.h>
|
#include <string.h>
|
#include <string.h>
|
#include <signal.h>
|
#include <signal.h>
|
#include <assert.h>
|
#include <assert.h>
|
|
|
#include "port.h"
|
#include "port.h"
|
#include "regdefs.h"
|
#include "regdefs.h"
|
#include "scopecls.h"
|
#include "scopecls.h"
|
|
|
#define WBSCOPE R_NETSCOPE
|
#define WBSCOPE R_NETSCOPE
|
#define WBSCOPEDATA R_NETSCOPED
|
#define WBSCOPEDATA R_NETSCOPED
|
|
|
FPGA *m_fpga;
|
FPGA *m_fpga;
|
void closeup(int v) {
|
void closeup(int v) {
|
m_fpga->kill();
|
m_fpga->kill();
|
exit(0);
|
exit(0);
|
}
|
}
|
|
|
class MDIOSCOPE : public SCOPE {
|
class MDIOSCOPE : public SCOPE {
|
public:
|
public:
|
MDIOSCOPE(FPGA *fpga, unsigned addr, bool vecread)
|
MDIOSCOPE(FPGA *fpga, unsigned addr, bool vecread)
|
: SCOPE(fpga, addr, false, false) {};
|
: SCOPE(fpga, addr, false, false) {};
|
~MDIOSCOPE(void) {}
|
~MDIOSCOPE(void) {}
|
virtual void decode(DEVBUS::BUSW val) const {
|
virtual void decode(DEVBUS::BUSW val) const {
|
int wbstall, wbstb, wbwe, wbaddr,
|
int wbstall, wbstb, wbwe, wbaddr,
|
wback, rclk, zclk, zreg, wbdata, regpos, ctstate, rpend,
|
wback, rclk, zclk, zreg, wbdata, regpos, ctstate, rpend,
|
mdclk, mdwe, omdio, imdio;
|
mdclk, mdwe, omdio, imdio;
|
|
|
wbstall = (val>>31)&1;
|
wbstall = (val>>31)&1;
|
wbstb = (val>>30)&1;
|
wbstb = (val>>30)&1;
|
wbwe = (val>>29)&1;
|
wbwe = (val>>29)&1;
|
wbaddr = (val>>24)&0x01f;
|
wbaddr = (val>>24)&0x01f;
|
wback = (val>>23)&1;
|
wback = (val>>23)&1;
|
wbdata = (val>>16)&0x03f;
|
wbdata = (val>>16)&0x03f;
|
|
|
rclk = (val>>22)&1;
|
rclk = (val>>22)&1;
|
zreg = (val>>10)&1;
|
zreg = (val>>10)&1;
|
zclk = (val>>9)&1;
|
zclk = (val>>9)&1;
|
regpos = (val>>8)&0x3f;
|
regpos = (val>>8)&0x3f;
|
rpend = (val>>7)&1;
|
rpend = (val>>7)&1;
|
ctstate = (val>>4)&7;
|
ctstate = (val>>4)&7;
|
|
|
mdclk = (val&8)?1:0;
|
mdclk = (val&8)?1:0;
|
mdwe = (val&4)?1:0;
|
mdwe = (val&4)?1:0;
|
omdio = (val&2)?1:0;
|
omdio = (val&2)?1:0;
|
imdio = (val&1)?1:0;
|
imdio = (val&1)?1:0;
|
|
|
printf("WB[%s%s@%2x -> %s%s/%04x] (%d%d%d,%2d,%2x%s) MDIO[%s%s %d-%d]",
|
printf("WB[%s%s@%2x -> %s%s/%04x] (%d%d%d,%2d,%2x%s) MDIO[%s%s %d-%d]",
|
(wbstb)?"STB":" ", (wbwe)?"WE":" ", (wbaddr),
|
(wbstb)?"STB":" ", (wbwe)?"WE":" ", (wbaddr),
|
(wback)?"ACK":" ",(wbstall)?"STALL":" ", (wbdata),
|
(wback)?"ACK":" ",(wbstall)?"STALL":" ", (wbdata),
|
zclk, rclk, zreg, regpos, ctstate,
|
zclk, rclk, zreg, regpos, ctstate,
|
(rpend)?"R":" ",
|
(rpend)?"R":" ",
|
(mdclk)?"CLK":" ", (mdwe)?"WE":" ",(omdio),(imdio));
|
(mdclk)?"CLK":" ", (mdwe)?"WE":" ",(omdio),(imdio));
|
}
|
}
|
};
|
};
|
|
|
int main(int argc, char **argv) {
|
int main(int argc, char **argv) {
|
FPGAOPEN(m_fpga);
|
FPGAOPEN(m_fpga);
|
|
|
signal(SIGSTOP, closeup);
|
signal(SIGSTOP, closeup);
|
signal(SIGHUP, closeup);
|
signal(SIGHUP, closeup);
|
|
|
MDIOSCOPE *scope = new MDIOSCOPE(m_fpga, WBSCOPE, false);
|
MDIOSCOPE *scope = new MDIOSCOPE(m_fpga, WBSCOPE, false);
|
if (!scope->ready()) {
|
if (!scope->ready()) {
|
printf("Scope is not yet ready:\n");
|
printf("Scope is not yet ready:\n");
|
scope->decode_control();
|
scope->decode_control();
|
} else
|
} else
|
scope->read();
|
scope->read();
|
delete m_fpga;
|
delete m_fpga;
|
}
|
}
|
|
|
|
|
