OpenCores
URL https://opencores.org/ocsvn/openfire2/openfire2/trunk

Subversion Repositories openfire2

[/] [openfire2/] [trunk/] [sw/] [crt/] [crt-bram.s] - Diff between revs 4 and 6

Only display areas with differences | Details | Blame | View Log

Rev 4 Rev 6
# crt.asm
# crt.asm
#       C RunTime:
#       C RunTime:
#       Used for initialization of small data
#       Used for initialization of small data
#       anchors and stack for programs compiled using
#       anchors and stack for programs compiled using
#       Xilinx Gnu Tools.
#       Xilinx Gnu Tools.
#       Used for initialization of user's bss area
#       Used for initialization of user's bss area
#       All external and static variables are initialized
#       All external and static variables are initialized
 
 
/*      Vector map (Interrupts, Exceptions, Breakpoints)                 */
/*      Vector map (Interrupts, Exceptions, Breakpoints)                 */
#       # 0x00 #                Jump to Start   (reset vector)
#       # 0x00 #                Jump to Start   (reset vector)
#       # 0x04 #                nop
#       # 0x04 #                nop
#       # 0x08 #                Imm instr for soft exception address [Hi halfword]
#       # 0x08 #                Imm instr for soft exception address [Hi halfword]
#       # 0x0c #                Jump to sof Exception handler        [Lo halfword]
#       # 0x0c #                Jump to sof Exception handler        [Lo halfword]
#       # 0x10 #                Imm instr for interrupt address      [Hi halfword]
#       # 0x10 #                Imm instr for interrupt address      [Hi halfword]
#       # 0x14 #                Jump to interrupt handler            [Lo halfword]
#       # 0x14 #                Jump to interrupt handler            [Lo halfword]
#       # 0x18 #                nop - Reserved for breakpoint vector
#       # 0x18 #                nop - Reserved for breakpoint vector
#       # 0x1C #                nop - Reserved for breakpoint vector
#       # 0x1C #                nop - Reserved for breakpoint vector
#       # 0x20 #                Imm instr for hw exception address   [Hi halfword]
#       # 0x20 #                Imm instr for hw exception address   [Hi halfword]
#       # 0x24 #                Jump instr to hw exception handler   [Lo halfword]
#       # 0x24 #                Jump instr to hw exception handler   [Lo halfword]
 
 
                        .globl _start
                        .globl _start
                        .align 2
                        .align 2
                        .ent _start
                        .ent _start
_start:                 brai    _start1
_start:                 brai    _start1
_vector_sw_exception:   brai    _exception_handler
_vector_sw_exception:   brai    _exception_handler
_vector_interrupt:      brai    _interrupt_handler
_vector_interrupt:      brai    _interrupt_handler
_vector_breakpoint:     brai    _breakpoint_handler
_vector_breakpoint:     brai    _breakpoint_handler
_vector_hw_exception:   brai    _hw_exception_handler
_vector_hw_exception:   brai    _hw_exception_handler
 
 
/* ------ crt starts here --------- */
/* ------ crt starts here --------- */
 
 
_start1:                                /* Set the Small Data Anchors and the Stack pointer  */
_start1:                                /* Set the Small Data Anchors and the Stack pointer  */
        la r13, r0, _SDA_BASE_
        la r13, r0, _SDA_BASE_
        la r2, r0, _SDA2_BASE_
        la r2, r0, _SDA2_BASE_
        la r1, r0, _STACK_START         # stack is at end of block-ram
        la r1, r0, _STACK_START         # stack is at end of block-ram
 
 
_crtinit:                               /* clear sbss */
_crtinit:                               /* clear sbss */
        addi    r6,r0,__sbss_start      /* SBSS beginning       */
        addi    r6,r0,__sbss_start      /* SBSS beginning       */
        addi    r7,r0,__sbss_end        /* SBSS end             */
        addi    r7,r0,__sbss_end        /* SBSS end             */
        rsub    r18,r6,r7               /* Compare              */
        rsub    r18,r6,r7               /* Compare              */
        blei    r18,.Lendsbss
        blei    r18,.Lendsbss
.Lloopsbss:
.Lloopsbss:
        sw      r0,r6,r0
        sw      r0,r6,r0
        addi    r6,r6,4
        addi    r6,r6,4
        rsub    r18,r6,r7
        rsub    r18,r6,r7
        bgti    r18,.Lloopsbss
        bgti    r18,.Lloopsbss
.Lendsbss:                              /* clear bss */
.Lendsbss:                              /* clear bss */
        addi    r6,r0,__bss_start       /* BSS beginning        */
        addi    r6,r0,__bss_start       /* BSS beginning        */
        addi    r7,r0,__bss_end         /* BSS end              */
        addi    r7,r0,__bss_end         /* BSS end              */
        rsub    r18,r6,r7               /* Compare              */
        rsub    r18,r6,r7               /* Compare              */
        blei    r18,.Lendbss
        blei    r18,.Lendbss
.Lloopbss:
.Lloopbss:
        sw      r0,r6,r0
        sw      r0,r6,r0
        addi    r6,r6,4
        addi    r6,r6,4
        rsub    r18,r6,r7
        rsub    r18,r6,r7
        bgti    r18,.Lloopbss
        bgti    r18,.Lloopbss
.Lendbss:
.Lendbss:
 
 
        brlid   r15,main                # enter main program (ignoring parameters: r5, r6 & r7)
        brlid   r15,main                # enter main program (ignoring parameters: r5, r6 & r7)
        nop                             # fall throught to exit
        nop                             # fall throught to exit
        .end _start
        .end _start
 
 
_exception_handler:
_exception_handler:
_interrupt_handler:
_interrupt_handler:
_breakpoint_handler:
_breakpoint_handler:
_hw_exception_handler:
_hw_exception_handler:
 
 
        .globl exit                     # exit library call
        .globl exit                     # exit library call
        .ent exit
        .ent exit
exit:
exit:
        bri _start1
        bri _start1
        .end exit
        .end exit
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.