//----------------------------------------------------------------------------
|
//----------------------------------------------------------------------------
|
// Copyright (C) 2001 Authors
|
// Copyright (C) 2001 Authors
|
//
|
//
|
// Redistribution and use in source and binary forms, with or without
|
// Redistribution and use in source and binary forms, with or without
|
// modification, are permitted provided that the following conditions
|
// modification, are permitted provided that the following conditions
|
// are met:
|
// are met:
|
// * Redistributions of source code must retain the above copyright
|
// * Redistributions of source code must retain the above copyright
|
// notice, this list of conditions and the following disclaimer.
|
// notice, this list of conditions and the following disclaimer.
|
// * Redistributions in binary form must reproduce the above copyright
|
// * Redistributions in binary form must reproduce the above copyright
|
// notice, this list of conditions and the following disclaimer in the
|
// notice, this list of conditions and the following disclaimer in the
|
// documentation and/or other materials provided with the distribution.
|
// documentation and/or other materials provided with the distribution.
|
// * Neither the name of the authors nor the names of its contributors
|
// * Neither the name of the authors nor the names of its contributors
|
// may be used to endorse or promote products derived from this software
|
// may be used to endorse or promote products derived from this software
|
// without specific prior written permission.
|
// without specific prior written permission.
|
//
|
//
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY,
|
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY,
|
// OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
// OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
|
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
|
// THE POSSIBILITY OF SUCH DAMAGE
|
// THE POSSIBILITY OF SUCH DAMAGE
|
//
|
//
|
//----------------------------------------------------------------------------
|
//----------------------------------------------------------------------------
|
//
|
//
|
// *File Name: template_periph_16b.v
|
// *File Name: template_periph_16b.v
|
//
|
//
|
// *Module Description:
|
// *Module Description:
|
// 16 bit peripheral template.
|
// 16 bit peripheral template.
|
//
|
//
|
// *Author(s):
|
// *Author(s):
|
// - Olivier Girard, olgirard@gmail.com
|
// - Olivier Girard, olgirard@gmail.com
|
//
|
//
|
//----------------------------------------------------------------------------
|
//----------------------------------------------------------------------------
|
// $Rev: 106 $
|
// $Rev: 111 $
|
// $LastChangedBy: olivier.girard $
|
// $LastChangedBy: olivier.girard $
|
// $LastChangedDate: 2011-03-25 23:01:03 +0100 (Fri, 25 Mar 2011) $
|
// $LastChangedDate: 2011-05-20 22:39:02 +0200 (Fri, 20 May 2011) $
|
//----------------------------------------------------------------------------
|
//----------------------------------------------------------------------------
|
|
|
module template_periph_16b (
|
module template_periph_16b (
|
|
|
// OUTPUTs
|
// OUTPUTs
|
per_dout, // Peripheral data output
|
per_dout, // Peripheral data output
|
|
|
// INPUTs
|
// INPUTs
|
mclk, // Main system clock
|
mclk, // Main system clock
|
per_addr, // Peripheral address
|
per_addr, // Peripheral address
|
per_din, // Peripheral data input
|
per_din, // Peripheral data input
|
per_en, // Peripheral enable (high active)
|
per_en, // Peripheral enable (high active)
|
per_we, // Peripheral write enable (high active)
|
per_we, // Peripheral write enable (high active)
|
puc // Main system reset
|
puc_rst // Main system reset
|
);
|
);
|
|
|
// OUTPUTs
|
// OUTPUTs
|
//=========
|
//=========
|
output [15:0] per_dout; // Peripheral data output
|
output [15:0] per_dout; // Peripheral data output
|
|
|
// INPUTs
|
// INPUTs
|
//=========
|
//=========
|
input mclk; // Main system clock
|
input mclk; // Main system clock
|
input [7:0] per_addr; // Peripheral address
|
input [13:0] per_addr; // Peripheral address
|
input [15:0] per_din; // Peripheral data input
|
input [15:0] per_din; // Peripheral data input
|
input per_en; // Peripheral enable (high active)
|
input per_en; // Peripheral enable (high active)
|
input [1:0] per_we; // Peripheral write enable (high active)
|
input [1:0] per_we; // Peripheral write enable (high active)
|
input puc; // Main system reset
|
input puc_rst; // Main system reset
|
|
|
|
|
//=============================================================================
|
//=============================================================================
|
// 1) PARAMETER DECLARATION
|
// 1) PARAMETER DECLARATION
|
//=============================================================================
|
//=============================================================================
|
|
|
// Register addresses
|
// Register base address (must be aligned to decoder bit width)
|
parameter CNTRL1 = 9'h190;
|
parameter [14:0] BASE_ADDR = 15'h0190;
|
parameter CNTRL2 = 9'h192;
|
|
parameter CNTRL3 = 9'h194;
|
|
parameter CNTRL4 = 9'h196;
|
|
|
|
|
// Decoder bit width (defines how many bits are considered for address decoding)
|
|
parameter DEC_WD = 3;
|
|
|
|
// Register addresses offset
|
|
parameter [DEC_WD-1:0] CNTRL1 = 'h0,
|
|
CNTRL2 = 'h2,
|
|
CNTRL3 = 'h4,
|
|
CNTRL4 = 'h6;
|
|
|
|
// Register one-hot decoder utilities
|
|
parameter DEC_SZ = 2**DEC_WD;
|
|
parameter [DEC_SZ-1:0] BASE_REG = {{DEC_SZ-1{1'b0}}, 1'b1};
|
|
|
// Register one-hot decoder
|
// Register one-hot decoder
|
parameter CNTRL1_D = (512'h1 << CNTRL1);
|
parameter [DEC_SZ-1:0] CNTRL1_D = (BASE_REG << CNTRL1),
|
parameter CNTRL2_D = (512'h1 << CNTRL2);
|
CNTRL2_D = (BASE_REG << CNTRL2),
|
parameter CNTRL3_D = (512'h1 << CNTRL3);
|
CNTRL3_D = (BASE_REG << CNTRL3),
|
parameter CNTRL4_D = (512'h1 << CNTRL4);
|
CNTRL4_D = (BASE_REG << CNTRL4);
|
|
|
|
|
//============================================================================
|
//============================================================================
|
// 2) REGISTER DECODER
|
// 2) REGISTER DECODER
|
//============================================================================
|
//============================================================================
|
|
|
|
// Local register selection
|
|
wire reg_sel = per_en & (per_addr[13:DEC_WD-1]==BASE_ADDR[14:DEC_WD]);
|
|
|
|
// Register local address
|
|
wire [DEC_WD-1:0] reg_addr = {per_addr[DEC_WD-2:0], 1'b0};
|
|
|
// Register address decode
|
// Register address decode
|
reg [511:0] reg_dec;
|
wire [DEC_SZ-1:0] reg_dec = (CNTRL1_D & {DEC_SZ{(reg_addr == CNTRL1 )}}) |
|
always @(per_addr)
|
(CNTRL2_D & {DEC_SZ{(reg_addr == CNTRL2 )}}) |
|
case ({per_addr,1'b0})
|
(CNTRL3_D & {DEC_SZ{(reg_addr == CNTRL3 )}}) |
|
CNTRL1 : reg_dec = CNTRL1_D;
|
(CNTRL4_D & {DEC_SZ{(reg_addr == CNTRL4 )}});
|
CNTRL2 : reg_dec = CNTRL2_D;
|
|
CNTRL3 : reg_dec = CNTRL3_D;
|
|
CNTRL4 : reg_dec = CNTRL4_D;
|
|
default: reg_dec = {512{1'b0}};
|
|
endcase
|
|
|
|
// Read/Write probes
|
// Read/Write probes
|
wire reg_write = |per_we & per_en;
|
wire reg_write = |per_we & reg_sel;
|
wire reg_read = ~|per_we & per_en;
|
wire reg_read = ~|per_we & reg_sel;
|
|
|
// Read/Write vectors
|
// Read/Write vectors
|
wire [511:0] reg_wr = reg_dec & {512{reg_write}};
|
wire [DEC_SZ-1:0] reg_wr = reg_dec & {DEC_SZ{reg_write}};
|
wire [511:0] reg_rd = reg_dec & {512{reg_read}};
|
wire [DEC_SZ-1:0] reg_rd = reg_dec & {DEC_SZ{reg_read}};
|
|
|
|
|
//============================================================================
|
//============================================================================
|
// 3) REGISTERS
|
// 3) REGISTERS
|
//============================================================================
|
//============================================================================
|
|
|
// CNTRL1 Register
|
// CNTRL1 Register
|
//-----------------
|
//-----------------
|
reg [15:0] cntrl1;
|
reg [15:0] cntrl1;
|
|
|
wire cntrl1_wr = reg_wr[CNTRL1];
|
wire cntrl1_wr = reg_wr[CNTRL1];
|
|
|
always @ (posedge mclk or posedge puc)
|
always @ (posedge mclk or posedge puc_rst)
|
if (puc) cntrl1 <= 16'h0000;
|
if (puc_rst) cntrl1 <= 16'h0000;
|
else if (cntrl1_wr) cntrl1 <= per_din;
|
else if (cntrl1_wr) cntrl1 <= per_din;
|
|
|
|
|
// CNTRL2 Register
|
// CNTRL2 Register
|
//-----------------
|
//-----------------
|
reg [15:0] cntrl2;
|
reg [15:0] cntrl2;
|
|
|
wire cntrl2_wr = reg_wr[CNTRL2];
|
wire cntrl2_wr = reg_wr[CNTRL2];
|
|
|
always @ (posedge mclk or posedge puc)
|
always @ (posedge mclk or posedge puc_rst)
|
if (puc) cntrl2 <= 16'h0000;
|
if (puc_rst) cntrl2 <= 16'h0000;
|
else if (cntrl2_wr) cntrl2 <= per_din;
|
else if (cntrl2_wr) cntrl2 <= per_din;
|
|
|
|
|
// CNTRL3 Register
|
// CNTRL3 Register
|
//-----------------
|
//-----------------
|
reg [15:0] cntrl3;
|
reg [15:0] cntrl3;
|
|
|
wire cntrl3_wr = reg_wr[CNTRL3];
|
wire cntrl3_wr = reg_wr[CNTRL3];
|
|
|
always @ (posedge mclk or posedge puc)
|
always @ (posedge mclk or posedge puc_rst)
|
if (puc) cntrl3 <= 16'h0000;
|
if (puc_rst) cntrl3 <= 16'h0000;
|
else if (cntrl3_wr) cntrl3 <= per_din;
|
else if (cntrl3_wr) cntrl3 <= per_din;
|
|
|
|
|
// CNTRL4 Register
|
// CNTRL4 Register
|
//-----------------
|
//-----------------
|
reg [15:0] cntrl4;
|
reg [15:0] cntrl4;
|
|
|
wire cntrl4_wr = reg_wr[CNTRL4];
|
wire cntrl4_wr = reg_wr[CNTRL4];
|
|
|
always @ (posedge mclk or posedge puc)
|
always @ (posedge mclk or posedge puc_rst)
|
if (puc) cntrl4 <= 16'h0000;
|
if (puc_rst) cntrl4 <= 16'h0000;
|
else if (cntrl4_wr) cntrl4 <= per_din;
|
else if (cntrl4_wr) cntrl4 <= per_din;
|
|
|
|
|
//============================================================================
|
//============================================================================
|
// 4) DATA OUTPUT GENERATION
|
// 4) DATA OUTPUT GENERATION
|
//============================================================================
|
//============================================================================
|
|
|
// Data output mux
|
// Data output mux
|
wire [15:0] cntrl1_rd = cntrl1 & {16{reg_rd[CNTRL1]}};
|
wire [15:0] cntrl1_rd = cntrl1 & {16{reg_rd[CNTRL1]}};
|
wire [15:0] cntrl2_rd = cntrl2 & {16{reg_rd[CNTRL2]}};
|
wire [15:0] cntrl2_rd = cntrl2 & {16{reg_rd[CNTRL2]}};
|
wire [15:0] cntrl3_rd = cntrl3 & {16{reg_rd[CNTRL3]}};
|
wire [15:0] cntrl3_rd = cntrl3 & {16{reg_rd[CNTRL3]}};
|
wire [15:0] cntrl4_rd = cntrl4 & {16{reg_rd[CNTRL4]}};
|
wire [15:0] cntrl4_rd = cntrl4 & {16{reg_rd[CNTRL4]}};
|
|
|
wire [15:0] per_dout = cntrl1_rd |
|
wire [15:0] per_dout = cntrl1_rd |
|
cntrl2_rd |
|
cntrl2_rd |
|
cntrl3_rd |
|
cntrl3_rd |
|
cntrl4_rd;
|
cntrl4_rd;
|
|
|
|
|
endmodule // template_periph_16b
|
endmodule // template_periph_16b
|
|
|