OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [tA_modes.s43] - Diff between revs 111 and 141

Only display areas with differences | Details | Blame | View Log

Rev 111 Rev 141
/*===========================================================================*/
/*===========================================================================*/
/* Copyright (C) 2001 Authors                                                */
/* Copyright (C) 2001 Authors                                                */
/*                                                                           */
/*                                                                           */
/* This source file may be used and distributed without restriction provided */
/* This source file may be used and distributed without restriction provided */
/* that this copyright statement is not removed from the file and that any   */
/* that this copyright statement is not removed from the file and that any   */
/* derivative work contains the original copyright notice and the associated */
/* derivative work contains the original copyright notice and the associated */
/* disclaimer.                                                               */
/* disclaimer.                                                               */
/*                                                                           */
/*                                                                           */
/* This source file is free software; you can redistribute it and/or modify  */
/* This source file is free software; you can redistribute it and/or modify  */
/* it under the terms of the GNU Lesser General Public License as published  */
/* it under the terms of the GNU Lesser General Public License as published  */
/* by the Free Software Foundation; either version 2.1 of the License, or    */
/* by the Free Software Foundation; either version 2.1 of the License, or    */
/* (at your option) any later version.                                       */
/* (at your option) any later version.                                       */
/*                                                                           */
/*                                                                           */
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
/* License for more details.                                                 */
/* License for more details.                                                 */
/*                                                                           */
/*                                                                           */
/* You should have received a copy of the GNU Lesser General Public License  */
/* You should have received a copy of the GNU Lesser General Public License  */
/* along with this source; if not, write to the Free Software Foundation,    */
/* along with this source; if not, write to the Free Software Foundation,    */
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
/*                                                                           */
/*                                                                           */
/*===========================================================================*/
/*===========================================================================*/
/*                                  TIMER A                                  */
/*                                  TIMER A                                  */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/* Test the timer A:                                                         */
/* Test the timer A:                                                         */
/*                        - Check RD/WR register access.                     */
/*                        - Check RD/WR register access.                     */
/*                        - Check the clock divider.                         */
/*                        - Check the clock divider.                         */
/*                        - Check the timer modes.                           */
/*                        - Check the timer modes.                           */
/*                                                                           */
/*                                                                           */
/* Author(s):                                                                */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/* $Rev: 111 $                                                                */
/* $Rev: 141 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2011-05-20 22:39:02 +0200 (Fri, 20 May 2011) $          */
/* $LastChangedDate: 2012-05-05 23:22:06 +0200 (Sat, 05 May 2012) $          */
/*===========================================================================*/
/*===========================================================================*/
 
 
.global main
.include "pmem_defs.asm"
 
 
.set   DMEM_BASE, (__data_start     )
 
.set   DMEM_200,  (__data_start+0x00)
 
.set   DMEM_202,  (__data_start+0x02)
 
.set   DMEM_204,  (__data_start+0x04)
 
.set   DMEM_206,  (__data_start+0x06)
 
.set   DMEM_208,  (__data_start+0x08)
 
.set   DMEM_20A,  (__data_start+0x0A)
 
.set   DMEM_20C,  (__data_start+0x0C)
 
.set   DMEM_20E,  (__data_start+0x0E)
 
.set   DMEM_210,  (__data_start+0x10)
 
.set   DMEM_212,  (__data_start+0x12)
 
.set   DMEM_214,  (__data_start+0x14)
 
.set   DMEM_216,  (__data_start+0x16)
 
.set   DMEM_218,  (__data_start+0x18)
 
.set   DMEM_21A,  (__data_start+0x1A)
 
.set   DMEM_21E,  (__data_start+0x1E)
 
.set   DMEM_220,  (__data_start+0x20)
 
.set   DMEM_222,  (__data_start+0x22)
 
.set   DMEM_224,  (__data_start+0x24)
 
.set   DMEM_226,  (__data_start+0x26)
 
.set   DMEM_228,  (__data_start+0x28)
 
.set   DMEM_22A,  (__data_start+0x2A)
 
.set   DMEM_230,  (__data_start+0x30)
 
.set   DMEM_232,  (__data_start+0x32)
 
.set   DMEM_234,  (__data_start+0x34)
 
.set   DMEM_236,  (__data_start+0x36)
 
.set   DMEM_238,  (__data_start+0x38)
 
.set   DMEM_23A,  (__data_start+0x3A)
 
.set   DMEM_240,  (__data_start+0x40)
 
.set   DMEM_242,  (__data_start+0x42)
 
.set   DMEM_244,  (__data_start+0x44)
 
.set   DMEM_246,  (__data_start+0x46)
 
.set   DMEM_248,  (__data_start+0x48)
 
.set   DMEM_24A,  (__data_start+0x4A)
 
.set   DMEM_250,  (__data_start+0x50)
 
.set   DMEM_254,  (__data_start+0x54)
 
.set   DMEM_256,  (__data_start+0x56)
 
.set   DMEM_262,  (__data_start+0x62)
 
.set   DMEM_296,  (__data_start+0x96)
 
.set   DMEM_2D6,  (__data_start+0xD6)
 
 
 
.set   TACTL,   0x0160
 
.set   TAR,     0x0170
 
.set   TACCTL0, 0x0162
 
.set   TACCR0,  0x0172
 
.set   TACCTL1, 0x0164
 
.set   TACCR1,  0x0174
 
.set   TACCTL2, 0x0166
 
.set   TACCR2,  0x0176
 
.set   TAIV,    0x012E
 
 
 
 
.global main
 
 
WAIT_FUNC:
WAIT_FUNC:
        dec r14
        dec r14
        jnz WAIT_FUNC
        jnz WAIT_FUNC
        ret
        ret
main:
main:
        mov  #DMEM_250, r1      ; # Initialize stack pointer
        mov  #DMEM_250, r1      ; # Initialize stack pointer
        mov  #0x0000, &DMEM_200
        mov  #0x0000, &DMEM_200
       /* --------------   TIMER A TEST:  RD/WR ACCESS    --------------- */
       /* --------------   TIMER A TEST:  RD/WR ACCESS    --------------- */
        mov  #0xaaaa, &TACTL	; # TACTL
        mov  #0xaaaa, &TACTL	; # TACTL
        mov   &TACTL, &DMEM_200
        mov   &TACTL, &DMEM_200
        mov  #0x5555, &TACTL
        mov  #0x5555, &TACTL
        mov   &TACTL, &DMEM_202
        mov   &TACTL, &DMEM_202
        mov  #0x0000, &TACTL
        mov  #0x0000, &TACTL
        mov   &TACTL, &DMEM_204
        mov   &TACTL, &DMEM_204
        mov  #0x0000, &TACTL
        mov  #0x0000, &TACTL
        mov   &TACTL, &DMEM_206
        mov   &TACTL, &DMEM_206
        mov  #0xaaaa, &TAR	; # TAR
        mov  #0xaaaa, &TAR	; # TAR
        mov     &TAR, &DMEM_208
        mov     &TAR, &DMEM_208
        mov  #0x5555, &TAR
        mov  #0x5555, &TAR
        mov     &TAR, &DMEM_20A
        mov     &TAR, &DMEM_20A
        mov  #0x0000, &TAR
        mov  #0x0000, &TAR
        mov     &TAR, &DMEM_20C
        mov     &TAR, &DMEM_20C
        mov  #0xaaaa, &TACCTL0	; # TACCTL0
        mov  #0xaaaa, &TACCTL0	; # TACCTL0
        mov &TACCTL0, &DMEM_210
        mov &TACCTL0, &DMEM_210
        mov  #0x5555, &TACCTL0
        mov  #0x5555, &TACCTL0
        mov &TACCTL0, &DMEM_212
        mov &TACCTL0, &DMEM_212
        mov  #0x0000, &TACCTL0
        mov  #0x0000, &TACCTL0
        mov &TACCTL0, &DMEM_214
        mov &TACCTL0, &DMEM_214
        mov  #0xaaaa, &TACCR0	; # TACCR0
        mov  #0xaaaa, &TACCR0	; # TACCR0
        mov  &TACCR0, &DMEM_216
        mov  &TACCR0, &DMEM_216
        mov  #0x5555, &TACCR0
        mov  #0x5555, &TACCR0
        mov  &TACCR0, &DMEM_218
        mov  &TACCR0, &DMEM_218
        mov  #0x0000, &TACCR0
        mov  #0x0000, &TACCR0
        mov  &TACCR0, &DMEM_21A
        mov  &TACCR0, &DMEM_21A
        mov  #0xaaaa, &TACCTL1	; # TACCTL1
        mov  #0xaaaa, &TACCTL1	; # TACCTL1
        mov &TACCTL1, &DMEM_220
        mov &TACCTL1, &DMEM_220
        mov  #0x5555, &TACCTL1
        mov  #0x5555, &TACCTL1
        mov &TACCTL1, &DMEM_222
        mov &TACCTL1, &DMEM_222
        mov  #0x0000, &TACCTL1
        mov  #0x0000, &TACCTL1
        mov &TACCTL1, &DMEM_224
        mov &TACCTL1, &DMEM_224
        mov  #0xaaaa, &TACCR1	; # TACCR1
        mov  #0xaaaa, &TACCR1	; # TACCR1
        mov  &TACCR1, &DMEM_226
        mov  &TACCR1, &DMEM_226
        mov  #0x5555, &TACCR1
        mov  #0x5555, &TACCR1
        mov  &TACCR1, &DMEM_228
        mov  &TACCR1, &DMEM_228
        mov  #0x0000, &TACCR1
        mov  #0x0000, &TACCR1
        mov  &TACCR1, &DMEM_22A
        mov  &TACCR1, &DMEM_22A
        mov  #0xaaaa, &TACCTL2	; # TACCTL2
        mov  #0xaaaa, &TACCTL2	; # TACCTL2
        mov &TACCTL2, &DMEM_230
        mov &TACCTL2, &DMEM_230
        mov  #0x5555, &TACCTL2
        mov  #0x5555, &TACCTL2
        mov &TACCTL2, &DMEM_232
        mov &TACCTL2, &DMEM_232
        mov  #0x0000, &TACCTL2
        mov  #0x0000, &TACCTL2
        mov &TACCTL2, &DMEM_234
        mov &TACCTL2, &DMEM_234
        mov  #0xaaaa, &TACCR2	; # TACCR2
        mov  #0xaaaa, &TACCR2	; # TACCR2
        mov  &TACCR2, &DMEM_236
        mov  &TACCR2, &DMEM_236
        mov  #0x5555, &TACCR2
        mov  #0x5555, &TACCR2
        mov  &TACCR2, &DMEM_238
        mov  &TACCR2, &DMEM_238
        mov  #0x0000, &TACCR2
        mov  #0x0000, &TACCR2
        mov  &TACCR2, &DMEM_23A
        mov  &TACCR2, &DMEM_23A
        mov  #0xaaaa, &TAIV	; # TAIV
        mov  #0xaaaa, &TAIV	; # TAIV
        mov    &TAIV, &DMEM_240
        mov    &TAIV, &DMEM_240
        mov  #0x5555, &TAIV
        mov  #0x5555, &TAIV
        mov    &TAIV, &DMEM_242
        mov    &TAIV, &DMEM_242
        mov  #0x0000, &TAIV
        mov  #0x0000, &TAIV
        mov    &TAIV, &DMEM_244
        mov    &TAIV, &DMEM_244
        mov  #0x1000, r15
        mov  #0x1000, r15
       /* --------------   TIMER A TEST:  INPUT DIVIDER   --------------- */
       /* --------------   TIMER A TEST:  INPUT DIVIDER   --------------- */
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0000, &TACCTL0
        mov  #0x0000, &TACCTL0
        eint
        eint
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0020, &TACCR0
        mov  #0x0020, &TACCR0
        mov  #0x0216, &TACTL 	; # /1
        mov  #0x0216, &TACTL 	; # /1
        mov  #0x0001, &DMEM_200
        mov  #0x0001, &DMEM_200
        mov  #0x0010, r14
        mov  #0x0010, r14
        call #WAIT_FUNC
        call #WAIT_FUNC
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0010, &TACCR0
        mov  #0x0010, &TACCR0
        mov  #0x0256, &TACTL 	; # /2
        mov  #0x0256, &TACTL 	; # /2
        mov  #0x0002, &DMEM_200
        mov  #0x0002, &DMEM_200
        mov  #0x0010, r14
        mov  #0x0010, r14
        call #WAIT_FUNC
        call #WAIT_FUNC
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0008, &TACCR0
        mov  #0x0008, &TACCR0
        mov  #0x0296, &TACTL 	; # /4
        mov  #0x0296, &TACTL 	; # /4
        mov  #0x0003, &DMEM_200
        mov  #0x0003, &DMEM_200
        mov  #0x0010, r14
        mov  #0x0010, r14
        call #WAIT_FUNC
        call #WAIT_FUNC
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0004, &TACCR0
        mov  #0x0004, &TACCR0
        mov  #0x02D6, &TACTL 	; # /8
        mov  #0x02D6, &TACTL 	; # /8
        mov  #0x0004, &DMEM_200
        mov  #0x0004, &DMEM_200
        mov  #0x0010, r14
        mov  #0x0010, r14
        call #WAIT_FUNC
        call #WAIT_FUNC
        dint
        dint
        mov  #0x0000, &DMEM_200
        mov  #0x0000, &DMEM_200
        mov  #0x2000, r15
        mov  #0x2000, r15
       /* --------------   TIMER A TEST:  UP MODE   ----------------- */
       /* --------------   TIMER A TEST:  UP MODE   ----------------- */
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0000, &TACCTL0
        mov  #0x0000, &TACCTL0
        eint
        eint
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0000, &TACCTL0
        mov  #0x0000, &TACCTL0
        mov  #0x0012, &TACCR0   ; # Check timing for period = 0x12 +1
        mov  #0x0012, &TACCR0   ; # Check timing for period = 0x12 +1
        mov  #0x0256, &TACTL
        mov  #0x0256, &TACTL
        mov  #0x0001, &DMEM_200
        mov  #0x0001, &DMEM_200
        mov  #0x0010, r14
        mov  #0x0010, r14
        call #WAIT_FUNC
        call #WAIT_FUNC
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0000, &TACCTL0
        mov  #0x0000, &TACCTL0
        mov  #0x001E, &TACCR0   ; # Check timing for period = 0x1E +1
        mov  #0x001E, &TACCR0   ; # Check timing for period = 0x1E +1
        mov  #0x0256, &TACTL
        mov  #0x0256, &TACTL
        mov  #0x0002, &DMEM_200
        mov  #0x0002, &DMEM_200
        mov  #0x0020, r14
        mov  #0x0020, r14
        call #WAIT_FUNC
        call #WAIT_FUNC
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0000, &TACCTL0
        mov  #0x0000, &TACCTL0
        mov  #0x0012, &TACCR0   ; # Check timing for period = 0x12 +1
        mov  #0x0012, &TACCR0   ; # Check timing for period = 0x12 +1
        mov  #0x0254, &TACTL
        mov  #0x0254, &TACTL
        mov  #0x0010, &TACCTL0
        mov  #0x0010, &TACCTL0
        mov  #0x0003, &DMEM_200
        mov  #0x0003, &DMEM_200
        mov  #0x0010, r14
        mov  #0x0010, r14
        call #WAIT_FUNC
        call #WAIT_FUNC
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0000, &TACCTL0
        mov  #0x0000, &TACCTL0
        mov  #0x001E, &TACCR0   ; # Check timing for period = 0x1E +1
        mov  #0x001E, &TACCR0   ; # Check timing for period = 0x1E +1
        mov  #0x0254, &TACTL
        mov  #0x0254, &TACTL
        mov  #0x0010, &TACCTL0
        mov  #0x0010, &TACCTL0
        mov  #0x0004, &DMEM_200
        mov  #0x0004, &DMEM_200
        mov  #0x0020, r14
        mov  #0x0020, r14
        call #WAIT_FUNC
        call #WAIT_FUNC
        dint
        dint
        mov  #0x0000, &DMEM_200
        mov  #0x0000, &DMEM_200
        mov  #0x3000, r15
        mov  #0x3000, r15
       /* --------------   TIMER A TEST:  CONTINUOUS MODES   ----------------- */
       /* --------------   TIMER A TEST:  CONTINUOUS MODES   ----------------- */
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0000, &TACCTL0
        mov  #0x0000, &TACCTL0
        eint
        eint
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0000, &TACCTL0
        mov  #0x0000, &TACCTL0
        mov  #0xfff0, &TAR      ; # Continuous mode
        mov  #0xfff0, &TAR      ; # Continuous mode
        mov  #0x0262, &TACTL
        mov  #0x0262, &TACTL
        mov  #0x0001, &DMEM_200
        mov  #0x0001, &DMEM_200
        mov  #0x0020, r14
        mov  #0x0020, r14
        call #WAIT_FUNC
        call #WAIT_FUNC
        dint
        dint
        mov  #0x0000, &DMEM_200
        mov  #0x0000, &DMEM_200
        mov  #0x4000, r15
        mov  #0x4000, r15
       /* --------------   TIMER A TEST:  UP-DOWN MODE   ----------------- */
       /* --------------   TIMER A TEST:  UP-DOWN MODE   ----------------- */
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0000, &TACCTL0
        mov  #0x0000, &TACCTL0
        eint
        eint
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0000, &TACCTL0
        mov  #0x0000, &TACCTL0
        mov  #0x0031, &TACCR0   ; # Up-Down mode - timing 1
        mov  #0x0031, &TACCR0   ; # Up-Down mode - timing 1
        mov  #0x0000, &TAR
        mov  #0x0000, &TAR
        mov  #0x0236, &TACTL
        mov  #0x0236, &TACTL
        mov  #0x0010, &TACCTL0
        mov  #0x0010, &TACCTL0
        mov  #0x0001, &DMEM_200
        mov  #0x0001, &DMEM_200
        mov  #0x0050, r14
        mov  #0x0050, r14
        call #WAIT_FUNC
        call #WAIT_FUNC
        mov  #0x0002, &DMEM_200
        mov  #0x0002, &DMEM_200
        dint
        dint
        mov  #0x0200, &TACTL
        mov  #0x0200, &TACTL
        mov  #0x0000, &TACCTL0
        mov  #0x0000, &TACCTL0
        mov  #0x0000, &DMEM_200
        mov  #0x0000, &DMEM_200
        mov  #0x5000, r15
        mov  #0x5000, r15
        /* ----------------------         END OF TEST        --------------- */
        /* ----------------------         END OF TEST        --------------- */
end_of_test:
end_of_test:
        nop
        nop
        br #0xffff
        br #0xffff
        /* ----------------------      INTERRUPT ROUTINES    --------------- */
        /* ----------------------      INTERRUPT ROUTINES    --------------- */
TIMERA_CCR0_VECTOR:
TIMERA_CCR0_VECTOR:
        mov     &TAR, &DMEM_204
        mov     &TAR, &DMEM_204
        reti
        reti
TIMERA_TAIV_VECTOR:
TIMERA_TAIV_VECTOR:
        mov     &TAR, &DMEM_202
        mov     &TAR, &DMEM_202
        bic  #0x0001, &TACTL
        bic  #0x0001, &TACTL
        reti
        reti
        /* ----------------------         INTERRUPT VECTORS  --------------- */
        /* ----------------------         INTERRUPT VECTORS  --------------- */
.section .vectors, "a"
.section .vectors, "a"
.word end_of_test        ; Interrupt  0 (lowest priority)    
.word end_of_test        ; Interrupt  0 (lowest priority)    
.word end_of_test        ; Interrupt  1                      
.word end_of_test        ; Interrupt  1                      
.word end_of_test        ; Interrupt  2                      
.word end_of_test        ; Interrupt  2                      
.word end_of_test        ; Interrupt  3                      
.word end_of_test        ; Interrupt  3                      
.word end_of_test        ; Interrupt  4                      
.word end_of_test        ; Interrupt  4                      
.word end_of_test        ; Interrupt  5                      
.word end_of_test        ; Interrupt  5                      
.word end_of_test        ; Interrupt  6                      
.word end_of_test        ; Interrupt  6                      
.word end_of_test        ; Interrupt  7                      
.word end_of_test        ; Interrupt  7                      
.word TIMERA_TAIV_VECTOR ; Interrupt  8                      
.word TIMERA_TAIV_VECTOR ; Interrupt  8                      
.word TIMERA_CCR0_VECTOR ; Interrupt  9                      
.word TIMERA_CCR0_VECTOR ; Interrupt  9                      
.word end_of_test        ; Interrupt 10                      Watchdog timer
.word end_of_test        ; Interrupt 10                      Watchdog timer
.word end_of_test        ; Interrupt 11                      
.word end_of_test        ; Interrupt 11                      
.word end_of_test        ; Interrupt 12                      
.word end_of_test        ; Interrupt 12                      
.word end_of_test        ; Interrupt 13                      
.word end_of_test        ; Interrupt 13                      
.word end_of_test        ; Interrupt 14                      NMI
.word end_of_test        ; Interrupt 14                      NMI
.word main               ; Interrupt 15 (highest priority)   RESET
.word main               ; Interrupt 15 (highest priority)   RESET
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.