//=============================================================================
|
//=============================================================================
|
// Copyright (C) 2001 Authors
|
// Copyright (C) 2001 Authors
|
//
|
//
|
// This source file may be used and distributed without restriction provided
|
// This source file may be used and distributed without restriction provided
|
// that this copyright statement is not removed from the file and that any
|
// that this copyright statement is not removed from the file and that any
|
// derivative work contains the original copyright notice and the associated
|
// derivative work contains the original copyright notice and the associated
|
// disclaimer.
|
// disclaimer.
|
//
|
//
|
// This source file is free software; you can redistribute it and/or modify
|
// This source file is free software; you can redistribute it and/or modify
|
// it under the terms of the GNU Lesser General Public License as published
|
// it under the terms of the GNU Lesser General Public License as published
|
// by the Free Software Foundation; either version 2.1 of the License, or
|
// by the Free Software Foundation; either version 2.1 of the License, or
|
// (at your option) any later version.
|
// (at your option) any later version.
|
//
|
//
|
// This source is distributed in the hope that it will be useful, but WITHOUT
|
// This source is distributed in the hope that it will be useful, but WITHOUT
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
|
// License for more details.
|
// License for more details.
|
//
|
//
|
// You should have received a copy of the GNU Lesser General Public License
|
// You should have received a copy of the GNU Lesser General Public License
|
// along with this source; if not, write to the Free Software Foundation,
|
// along with this source; if not, write to the Free Software Foundation,
|
// Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
// Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
//
|
//
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
//
|
//
|
// File Name: submit.f
|
// File Name: submit.f
|
//
|
//
|
// Author(s):
|
// Author(s):
|
// - Olivier Girard, olgirard@gmail.com
|
// - Olivier Girard, olgirard@gmail.com
|
//
|
//
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
// $Rev: 136 $
|
// $Rev: 136 $
|
// $LastChangedBy: olivier.girard $
|
// $LastChangedBy: olivier.girard $
|
// $LastChangedDate: 2012-03-22 22:14:16 +0100 (Thu, 22 Mar 2012) $
|
// $LastChangedDate: 2012-03-22 22:14:16 +0100 (Thu, 22 Mar 2012) $
|
//=============================================================================
|
//=============================================================================
|
|
|
//=============================================================================
|
//=============================================================================
|
// Testbench related
|
// Testbench related
|
//=============================================================================
|
//=============================================================================
|
|
|
+incdir+../../../bench/verilog/
|
+incdir+../../../bench/verilog/
|
../../../bench/verilog/tb_openMSP430_fpga.v
|
../../../bench/verilog/tb_openMSP430_fpga.v
|
../../../bench/verilog/msp_debug.v
|
../../../bench/verilog/msp_debug.v
|
../../../bench/verilog/glbl.v
|
../../../bench/verilog/glbl.v
|
../../../bench/verilog/ram_16x512.v
|
../../../bench/verilog/ram_16x512.v
|
../../../bench/verilog/ram_16x2k.v
|
../../../bench/verilog/ram_16x2k.v
|
../../../bench/verilog/ram.v
|
../../../bench/verilog/ram.v
|
|
|
|
|
//=============================================================================
|
//=============================================================================
|
// Xilinx library
|
// Xilinx library
|
//=============================================================================
|
//=============================================================================
|
+libext+.v
|
+libext+.v
|
|
|
-y /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/
|
-y /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/unisims/
|
-y /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/simprims/
|
-y /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/simprims/
|
-y /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/XilinxCoreLib/
|
-y /opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/XilinxCoreLib/
|
|
|
|
|
//=============================================================================
|
//=============================================================================
|
// FPGA Specific modules
|
// FPGA Specific modules
|
//=============================================================================
|
//=============================================================================
|
|
|
+incdir+../../../rtl/verilog/
|
+incdir+../../../rtl/verilog/
|
../../../rtl/verilog/openMSP430_fpga.v
|
../../../rtl/verilog/openMSP430_fpga.v
|
../../../rtl/verilog/omsp_system_0.v
|
../../../rtl/verilog/omsp_system_0.v
|
../../../rtl/verilog/io_mux.v
|
../../../rtl/verilog/io_mux.v
|
../../../rtl/verilog/omsp_uart.v
|
../../../rtl/verilog/omsp_uart.v
|
|
|
|
|
//=============================================================================
|
//=============================================================================
|
// openMSP430
|
// openMSP430
|
//=============================================================================
|
//=============================================================================
|
|
|
+incdir+../../../rtl/verilog/openmsp430/
|
+incdir+../../../rtl/verilog/openmsp430/
|
+incdir+../../../rtl/verilog/openmsp430/periph/
|
+incdir+../../../rtl/verilog/openmsp430/periph/
|
../../../rtl/verilog/openmsp430/openMSP430.v
|
../../../rtl/verilog/openmsp430/openMSP430.v
|
../../../rtl/verilog/openmsp430/omsp_frontend.v
|
../../../rtl/verilog/openmsp430/omsp_frontend.v
|
../../../rtl/verilog/openmsp430/omsp_execution_unit.v
|
../../../rtl/verilog/openmsp430/omsp_execution_unit.v
|
../../../rtl/verilog/openmsp430/omsp_register_file.v
|
../../../rtl/verilog/openmsp430/omsp_register_file.v
|
../../../rtl/verilog/openmsp430/omsp_alu.v
|
../../../rtl/verilog/openmsp430/omsp_alu.v
|
../../../rtl/verilog/openmsp430/omsp_sfr.v
|
../../../rtl/verilog/openmsp430/omsp_sfr.v
|
../../../rtl/verilog/openmsp430/omsp_mem_backbone.v
|
../../../rtl/verilog/openmsp430/omsp_mem_backbone.v
|
../../../rtl/verilog/openmsp430/omsp_clock_module.v
|
../../../rtl/verilog/openmsp430/omsp_clock_module.v
|
../../../rtl/verilog/openmsp430/omsp_dbg.v
|
../../../rtl/verilog/openmsp430/omsp_dbg.v
|
../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v
|
../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v
|
../../../rtl/verilog/openmsp430/omsp_dbg_uart.v
|
../../../rtl/verilog/openmsp430/omsp_dbg_uart.v
|
|
../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v
|
../../../rtl/verilog/openmsp430/omsp_watchdog.v
|
../../../rtl/verilog/openmsp430/omsp_watchdog.v
|
../../../rtl/verilog/openmsp430/omsp_multiplier.v
|
../../../rtl/verilog/openmsp430/omsp_multiplier.v
|
../../../rtl/verilog/openmsp430/omsp_sync_reset.v
|
../../../rtl/verilog/openmsp430/omsp_sync_reset.v
|
../../../rtl/verilog/openmsp430/omsp_sync_cell.v
|
../../../rtl/verilog/openmsp430/omsp_sync_cell.v
|
../../../rtl/verilog/openmsp430/omsp_scan_mux.v
|
../../../rtl/verilog/openmsp430/omsp_scan_mux.v
|
../../../rtl/verilog/openmsp430/omsp_and_gate.v
|
../../../rtl/verilog/openmsp430/omsp_and_gate.v
|
../../../rtl/verilog/openmsp430/omsp_wakeup_cell.v
|
../../../rtl/verilog/openmsp430/omsp_wakeup_cell.v
|
../../../rtl/verilog/openmsp430/omsp_clock_gate.v
|
../../../rtl/verilog/openmsp430/omsp_clock_gate.v
|
../../../rtl/verilog/openmsp430/omsp_clock_mux.v
|
../../../rtl/verilog/openmsp430/omsp_clock_mux.v
|
../../../rtl/verilog/openmsp430/periph/omsp_gpio.v
|
../../../rtl/verilog/openmsp430/periph/omsp_gpio.v
|
../../../rtl/verilog/openmsp430/periph/omsp_timerA.v
|
../../../rtl/verilog/openmsp430/periph/omsp_timerA.v
|
|
|
|
|
