OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [synthesis/] [xilinx/] [0_create_bitstream.sh] - Diff between revs 157 and 167

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 167
#!/bin/tcsh
#!/bin/tcsh
######################################################
######################################################
#                                                    #
#                                                    #
# Xilinx Synthesis, Place & Route script for LINUX   #
# Xilinx Synthesis, Place & Route script for LINUX   #
#                                                    #
#                                                    #
######################################################
######################################################
 
 
# Cleanup
# Cleanup
rm -rf ./WORK
rm -rf ./WORK
mkdir WORK
mkdir WORK
cd ./WORK
cd ./WORK
 
 
# Create links for RAM & ROM ngc files
# Create links for RAM & ROM ngc files
ln -s ../../../rtl/verilog/coregen/ram_16x512.ngc .
ln -s ../../../rtl/verilog/coregen/ram_16x1k_sp.ngc  .
ln -s ../../../rtl/verilog/coregen/ram_16x2k.ngc  .
ln -s ../../../rtl/verilog/coregen/ram_16x1k_dp.ngc  .
 
ln -s ../../../rtl/verilog/coregen/ram_16x8k_dp.ngc  .
 
 
# Create links for Chipscope ngc files
# Create links for Chipscope ngc files
ln -s ../../../rtl/verilog/coregen_chipscope/chipscope_icon.ngc .
ln -s ../../../rtl/verilog/coregen_chipscope/chipscope_icon.ngc .
ln -s ../../../rtl/verilog/coregen_chipscope/chipscope_ila.ngc  .
ln -s ../../../rtl/verilog/coregen_chipscope/chipscope_ila.ngc  .
 
 
# Create link to the Xilinx constraints file
# Create link to the Xilinx constraints file
ln -s ../scripts/openMSP430_fpga.ucf              .
ln -s ../scripts/openMSP430_fpga.ucf              .
 
 
# Create link to the TimerA include file
# Create link to the TimerA include file
ln -s ../../../rtl/verilog/openmsp430/periph/omsp_timerA_defines.v    .
ln -s ../../../rtl/verilog/openmsp430/periph/omsp_timerA_defines.v    .
ln -s ../../../rtl/verilog/openmsp430/periph/omsp_timerA_undefines.v  .
ln -s ../../../rtl/verilog/openmsp430/periph/omsp_timerA_undefines.v  .
 
 
 
 
# XFLOW
# XFLOW
#---------------
#---------------
xflow -p XC6SLX9-CSG324-2 -implement high_effort.opt                 \
xflow -p XC6SLX9-CSG324-2 -implement high_effort.opt                 \
                          -config    bitgen.opt                      \
                          -config    bitgen.opt                      \
                          -synth     ../scripts/xst_verilog.opt      \
                          -synth     ../scripts/xst_verilog.opt      \
                                     ../scripts/openMSP430_fpga.prj
                                     ../scripts/openMSP430_fpga.prj
 
 
# MANUAL FLOW
# MANUAL FLOW
#---------------
#---------------
 
 
#xst      -intstyle xflow    -ifn ../openMSP430_fpga.xst
#xst      -intstyle xflow    -ifn ../openMSP430_fpga.xst
 
 
#ngdbuild -p xc3s200-4-ft256 -uc  ../openMSP430_fpga.ucf openMSP430_fpga
#ngdbuild -p xc3s200-4-ft256 -uc  ../openMSP430_fpga.ucf openMSP430_fpga
 
 
#map -k 6 -detail -pr b openMSP430_fpga
#map -k 6 -detail -pr b openMSP430_fpga
 
 
#par -ol med -w openMSP430_fpga.ncd openMSP430_fpga
#par -ol med -w openMSP430_fpga.ncd openMSP430_fpga
 
 
#trce -e -o openMSP430_fpga_err.twr openMSP430_fpga
#trce -e -o openMSP430_fpga_err.twr openMSP430_fpga
#trce -v -o openMSP430_fpga_ver.twr openMSP430_fpga
#trce -v -o openMSP430_fpga_ver.twr openMSP430_fpga
 
 
#bitgen -w -g UserID:5555000 -g DonePipe:yes -g UnusedPin:Pullup openMSP430_fpga
#bitgen -w -g UserID:5555000 -g DonePipe:yes -g UnusedPin:Pullup openMSP430_fpga
 
 
 
 
cd ..
cd ..
 
 
cp -f ./WORK/openMSP430_fpga.bit ./bitstreams/.
cp -f ./WORK/openMSP430_fpga.bit ./bitstreams/.
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.