OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [gdb/] [testsuite/] [gdb.arch/] [powerpc-aix-prologue.c] - Diff between revs 24 and 33

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
/* This testcase is part of GDB, the GNU debugger.
/* This testcase is part of GDB, the GNU debugger.
 
 
   Copyright 2004, 2007, 2008 Free Software Foundation, Inc.
   Copyright 2004, 2007, 2008 Free Software Foundation, Inc.
 
 
   This program is free software; you can redistribute it and/or modify
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3 of the License, or
   the Free Software Foundation; either version 3 of the License, or
   (at your option) any later version.
   (at your option) any later version.
 
 
   This program is distributed in the hope that it will be useful,
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
   GNU General Public License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
void li_stw (void);
void li_stw (void);
 
 
int
int
main (void)
main (void)
{
{
  li_stw ();
  li_stw ();
  return 0;
  return 0;
}
}
 
 
/* Asm for procedure li_stw().
/* Asm for procedure li_stw().
 
 
   The purpose of this function is to verify that GDB does not
   The purpose of this function is to verify that GDB does not
   include the li insn as part of the function prologue (only part
   include the li insn as part of the function prologue (only part
   of the prologue if part of a pair of insns saving vector registers).
   of the prologue if part of a pair of insns saving vector registers).
   Similarly, GDB should not include the stw insn following the li insn,
   Similarly, GDB should not include the stw insn following the li insn,
   because the source register is not used for parameter passing.  */
   because the source register is not used for parameter passing.  */
 
 
 
 
asm ("        .csect .text[PR]\n"
asm ("        .csect .text[PR]\n"
     "        .align 2\n"
     "        .align 2\n"
     "        .lglobl .li_stw\n"
     "        .lglobl .li_stw\n"
     "        .csect li_stw[DS]\n"
     "        .csect li_stw[DS]\n"
     "li_stw:\n"
     "li_stw:\n"
     "        .long .li_stw, TOC[tc0], 0\n"
     "        .long .li_stw, TOC[tc0], 0\n"
     "        .csect .text[PR]\n"
     "        .csect .text[PR]\n"
     ".li_stw:\n"
     ".li_stw:\n"
     "        stw 31,-4(1)\n"
     "        stw 31,-4(1)\n"
     "        stwu 1,-48(1)\n"
     "        stwu 1,-48(1)\n"
     "        mr 31,1\n"
     "        mr 31,1\n"
     "        stw 11,24(31)\n"
     "        stw 11,24(31)\n"
     "        li 0,8765\n"
     "        li 0,8765\n"
     "        stw 0,28(31)\n"
     "        stw 0,28(31)\n"
     "        lwz 1,0(1)\n"
     "        lwz 1,0(1)\n"
     "        lwz 31,-4(1)\n"
     "        lwz 31,-4(1)\n"
     "        blr\n");
     "        blr\n");
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.