OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [include/] [coff/] [tic30.h] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
/* coff information for Texas Instruments TMS320C3X
/* coff information for Texas Instruments TMS320C3X
 
 
   Copyright 2001 Free Software Foundation, Inc.
   Copyright 2001 Free Software Foundation, Inc.
 
 
   This program is free software; you can redistribute it and/or modify
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 2 of the License, or
   the Free Software Foundation; either version 2 of the License, or
   (at your option) any later version.
   (at your option) any later version.
 
 
   This program is distributed in the hope that it will be useful,
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
   GNU General Public License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
   Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
 
 
#define L_LNNO_SIZE 4
#define L_LNNO_SIZE 4
#include "coff/external.h"
#include "coff/external.h"
 
 
#define TIC30MAGIC      0xC000
#define TIC30MAGIC      0xC000
 
 
#define TIC30BADMAG(x) (((x).f_magic != TIC30MAGIC))
#define TIC30BADMAG(x) (((x).f_magic != TIC30MAGIC))
 
 
/********************** RELOCATION DIRECTIVES **********************/
/********************** RELOCATION DIRECTIVES **********************/
 
 
/* The external reloc has an offset field, because some of the reloc
/* The external reloc has an offset field, because some of the reloc
   types on the z8k don't have room in the instruction for the entire
   types on the z8k don't have room in the instruction for the entire
   offset - eg with segments */
   offset - eg with segments */
 
 
struct external_reloc
struct external_reloc
{
{
  char r_vaddr[4];
  char r_vaddr[4];
  char r_symndx[4];
  char r_symndx[4];
  char r_offset[4];
  char r_offset[4];
  char r_type[2];
  char r_type[2];
  char r_stuff[2];
  char r_stuff[2];
};
};
 
 
#define RELOC struct external_reloc
#define RELOC struct external_reloc
#define RELSZ 16
#define RELSZ 16
 
 
/* TMS320C30 relocation types.  */
/* TMS320C30 relocation types.  */
 
 
#define R_TIC30_ABS16 0x100  /* 16 bit absolute. */
#define R_TIC30_ABS16 0x100  /* 16 bit absolute. */
#define R_TIC30_ABS24 0x101  /* 24 bit absolute. */
#define R_TIC30_ABS24 0x101  /* 24 bit absolute. */
#define R_TIC30_ABS32 0x102  /* 32 bit absolute. */
#define R_TIC30_ABS32 0x102  /* 32 bit absolute. */
#define R_TIC30_LDP   0x103  /* LDP bits 23-16 to 7-0. */
#define R_TIC30_LDP   0x103  /* LDP bits 23-16 to 7-0. */
#define R_TIC30_PC16  0x104  /* 16 bit pc relative. */
#define R_TIC30_PC16  0x104  /* 16 bit pc relative. */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.