OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [common/] [gdbinit.in] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
break sim_io_error
break sim_io_error
break sim_core_signal
break sim_core_signal
@cgen_breaks@
@cgen_breaks@
define dump
define dump
set sim_debug_dump ()
set sim_debug_dump ()
end
end
document dump
document dump
Dump cpu and simulator registers for debugging the simulator.
Dump cpu and simulator registers for debugging the simulator.
Requires the simulator to provide function sim_debug_dump.
Requires the simulator to provide function sim_debug_dump.
end
end
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.