OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [common/] [sim-cpu.c] - Diff between revs 24 and 33

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
/* CPU support.
/* CPU support.
   Copyright (C) 1998, 2007, 2008 Free Software Foundation, Inc.
   Copyright (C) 1998, 2007, 2008 Free Software Foundation, Inc.
   Contributed by Cygnus Solutions.
   Contributed by Cygnus Solutions.
 
 
This file is part of GDB, the GNU debugger.
This file is part of GDB, the GNU debugger.
 
 
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
(at your option) any later version.
 
 
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
#include "sim-main.h"
#include "sim-main.h"
#include "bfd.h"
#include "bfd.h"
 
 
/* Allocate space for all cpus in the simulator.
/* Allocate space for all cpus in the simulator.
   Space for the cpu must currently exist prior to parsing ARGV.
   Space for the cpu must currently exist prior to parsing ARGV.
   EXTRA_BYTES is additional space to allocate for the sim_cpu struct.  */
   EXTRA_BYTES is additional space to allocate for the sim_cpu struct.  */
/* ??? wip.  better solution must wait.  */
/* ??? wip.  better solution must wait.  */
 
 
SIM_RC
SIM_RC
sim_cpu_alloc_all (SIM_DESC sd, int ncpus, int extra_bytes)
sim_cpu_alloc_all (SIM_DESC sd, int ncpus, int extra_bytes)
{
{
  int c;
  int c;
 
 
  for (c = 0; c < ncpus; ++c)
  for (c = 0; c < ncpus; ++c)
    STATE_CPU (sd, c) = sim_cpu_alloc (sd, extra_bytes);
    STATE_CPU (sd, c) = sim_cpu_alloc (sd, extra_bytes);
  return SIM_RC_OK;
  return SIM_RC_OK;
}
}
 
 
/* Allocate space for a cpu object.
/* Allocate space for a cpu object.
   EXTRA_BYTES is additional space to allocate for the sim_cpu struct.  */
   EXTRA_BYTES is additional space to allocate for the sim_cpu struct.  */
 
 
sim_cpu *
sim_cpu *
sim_cpu_alloc (SIM_DESC sd, int extra_bytes)
sim_cpu_alloc (SIM_DESC sd, int extra_bytes)
{
{
  return zalloc (sizeof (sim_cpu) + extra_bytes);
  return zalloc (sizeof (sim_cpu) + extra_bytes);
}
}
 
 
/* Free all resources held by all cpus.  */
/* Free all resources held by all cpus.  */
 
 
void
void
sim_cpu_free_all (SIM_DESC sd)
sim_cpu_free_all (SIM_DESC sd)
{
{
  int c;
  int c;
 
 
  for (c = 0; c < MAX_NR_PROCESSORS; ++c)
  for (c = 0; c < MAX_NR_PROCESSORS; ++c)
    if (STATE_CPU (sd, c))
    if (STATE_CPU (sd, c))
      sim_cpu_free (STATE_CPU (sd, c));
      sim_cpu_free (STATE_CPU (sd, c));
}
}
 
 
/* Free all resources used by CPU.  */
/* Free all resources used by CPU.  */
 
 
void
void
sim_cpu_free (sim_cpu *cpu)
sim_cpu_free (sim_cpu *cpu)
{
{
  zfree (cpu);
  zfree (cpu);
}
}


/* PC utilities.  */
/* PC utilities.  */
 
 
sim_cia
sim_cia
sim_pc_get (sim_cpu *cpu)
sim_pc_get (sim_cpu *cpu)
{
{
  return (* CPU_PC_FETCH (cpu)) (cpu);
  return (* CPU_PC_FETCH (cpu)) (cpu);
}
}
 
 
void
void
sim_pc_set (sim_cpu *cpu, sim_cia newval)
sim_pc_set (sim_cpu *cpu, sim_cia newval)
{
{
  (* CPU_PC_STORE (cpu)) (cpu, newval);
  (* CPU_PC_STORE (cpu)) (cpu, newval);
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.