OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [m32c/] [ChangeLog] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
2006-06-26  DJ Delorie  
2006-06-26  DJ Delorie  
        * r8c.opc (decode_r8c): Don't bother reading the destination
        * r8c.opc (decode_r8c): Don't bother reading the destination
        before moving a constant into it.  Fix borrow comparison for SUB.
        before moving a constant into it.  Fix borrow comparison for SUB.
2006-06-13  Richard Earnshaw  
2006-06-13  Richard Earnshaw  
        * configure: Regenerated.
        * configure: Regenerated.
2006-06-05  Daniel Jacobowitz  
2006-06-05  Daniel Jacobowitz  
        * configure: Regenerated.
        * configure: Regenerated.
2006-05-31  Daniel Jacobowitz  
2006-05-31  Daniel Jacobowitz  
        * configure: Regenerated.
        * configure: Regenerated.
2006-03-13  DJ Delorie  
2006-03-13  DJ Delorie  
        * mem.c (mem_put_byte): Hook simulated UART to stdout.
        * mem.c (mem_put_byte): Hook simulated UART to stdout.
        (mem_put_hi): Hook in simulated trace port.
        (mem_put_hi): Hook in simulated trace port.
        (mem_get_byte): Hook in simulated uart control port.
        (mem_get_byte): Hook in simulated uart control port.
        * opc2c: Be more picky about matching special comments.
        * opc2c: Be more picky about matching special comments.
        * r8c.opc (shift_op): Limit shift counts to -16..16.
        * r8c.opc (shift_op): Limit shift counts to -16..16.
        (BMcnd): Map conditional codes.
        (BMcnd): Map conditional codes.
        * reg.c (condition_true): Mask condition code to 4 bits.
        * reg.c (condition_true): Mask condition code to 4 bits.
        * syscalls.c: Include local syscall.h.
        * syscalls.c: Include local syscall.h.
        * syscall.h: New, copied from libgloss.
        * syscall.h: New, copied from libgloss.
2005-10-06  Jim Blandy  
2005-10-06  Jim Blandy  
        Simulator for Renesas M32C and M16C, by DJ Delorie ,
        Simulator for Renesas M32C and M16C, by DJ Delorie ,
        with further work from Jim Blandy  and
        with further work from Jim Blandy  and
        Kevin Buettner .
        Kevin Buettner .
        * ChangeLog: New.
        * ChangeLog: New.
        * Makefile.in: New.
        * Makefile.in: New.
        * blinky.S: New.
        * blinky.S: New.
        * config.in: New.
        * config.in: New.
        * configure: New.
        * configure: New.
        * configure.in: New.
        * configure.in: New.
        * cpu.h: New.
        * cpu.h: New.
        * gdb-if.c: New.
        * gdb-if.c: New.
        * gloss.S: New.
        * gloss.S: New.
        * int.c: New.
        * int.c: New.
        * int.h: New.
        * int.h: New.
        * load.c: New.
        * load.c: New.
        * load.h: New.
        * load.h: New.
        * m32c.opc: New.
        * m32c.opc: New.
        * main.c: New.
        * main.c: New.
        * mem.c: New.
        * mem.c: New.
        * mem.h: New.
        * mem.h: New.
        * misc.c: New.
        * misc.c: New.
        * misc.h: New.
        * misc.h: New.
        * opc2c.c: New.
        * opc2c.c: New.
        * r8c.opc: New.
        * r8c.opc: New.
        * reg.c: New.
        * reg.c: New.
        * safe-fgets.c: New.
        * safe-fgets.c: New.
        * safe-fgets.h: New.
        * safe-fgets.h: New.
        * sample.S: New.
        * sample.S: New.
        * sample.ld: New.
        * sample.ld: New.
        * sample2.c: New.
        * sample2.c: New.
        * srcdest.c: New.
        * srcdest.c: New.
        * syscalls.c: New.
        * syscalls.c: New.
        * syscalls.h: New.
        * syscalls.h: New.
        * trace.c: New.
        * trace.c: New.
        * trace.h: New.
        * trace.h: New.
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.