OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [m32r/] [configure.ac] - Diff between revs 24 and 33

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
dnl Process this file with autoconf to produce a configure script.
dnl Process this file with autoconf to produce a configure script.
AC_PREREQ(2.59)dnl
AC_PREREQ(2.59)dnl
AC_INIT(Makefile.in)
AC_INIT(Makefile.in)
AC_CONFIG_HEADER(config.h:config.in)
AC_CONFIG_HEADER(config.h:config.in)
sinclude(../common/aclocal.m4)
sinclude(../common/aclocal.m4)
# Bugs in autoconf 2.59 break the call to SIM_AC_COMMON, hack around
# Bugs in autoconf 2.59 break the call to SIM_AC_COMMON, hack around
# it by inlining the macro's contents.
# it by inlining the macro's contents.
sinclude(../common/common.m4)
sinclude(../common/common.m4)
SIM_AC_OPTION_ENDIAN(BIG_ENDIAN)
SIM_AC_OPTION_ENDIAN(BIG_ENDIAN)
SIM_AC_OPTION_ALIGNMENT(STRICT_ALIGNMENT)
SIM_AC_OPTION_ALIGNMENT(STRICT_ALIGNMENT)
SIM_AC_OPTION_HOSTENDIAN
SIM_AC_OPTION_HOSTENDIAN
SIM_AC_OPTION_SCACHE(16384)
SIM_AC_OPTION_SCACHE(16384)
SIM_AC_OPTION_DEFAULT_MODEL(m32r/d)
SIM_AC_OPTION_DEFAULT_MODEL(m32r/d)
SIM_AC_OPTION_ENVIRONMENT
SIM_AC_OPTION_ENVIRONMENT
SIM_AC_OPTION_INLINE()
SIM_AC_OPTION_INLINE()
SIM_AC_OPTION_CGEN_MAINT
SIM_AC_OPTION_CGEN_MAINT
  case "${target_alias}" in
  case "${target_alias}" in
  m32r*-linux*)
  m32r*-linux*)
    traps_obj=traps-linux.o
    traps_obj=traps-linux.o
    sim_extra_cflags="-DM32R_LINUX"
    sim_extra_cflags="-DM32R_LINUX"
    ;;
    ;;
  *)
  *)
    traps_obj=traps.o
    traps_obj=traps.o
    sim_extra_cflags="-DM32R_ELF"
    sim_extra_cflags="-DM32R_ELF"
    ;;
    ;;
  esac
  esac
AC_SUBST(traps_obj)
AC_SUBST(traps_obj)
AC_SUBST(sim_extra_cflags)
AC_SUBST(sim_extra_cflags)
SIM_AC_OUTPUT
SIM_AC_OUTPUT
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.