/* This file is part of the program psim.
|
/* This file is part of the program psim.
|
|
|
Copyright (C) 1994-1997, Andrew Cagney <cagney@highland.com.au>
|
Copyright (C) 1994-1997, Andrew Cagney <cagney@highland.com.au>
|
Copyright (C) 1997, Free Software Foundation
|
Copyright (C) 1997, Free Software Foundation
|
|
|
This program is free software; you can redistribute it and/or modify
|
This program is free software; you can redistribute it and/or modify
|
it under the terms of the GNU General Public License as published by
|
it under the terms of the GNU General Public License as published by
|
the Free Software Foundation; either version 3 of the License, or
|
the Free Software Foundation; either version 3 of the License, or
|
(at your option) any later version.
|
(at your option) any later version.
|
|
|
This program is distributed in the hope that it will be useful,
|
This program is distributed in the hope that it will be useful,
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
GNU General Public License for more details.
|
GNU General Public License for more details.
|
|
|
You should have received a copy of the GNU General Public License
|
You should have received a copy of the GNU General Public License
|
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
*/
|
*/
|
|
|
|
|
#ifndef SIM_MAIN_H
|
#ifndef SIM_MAIN_H
|
#define SIM_MAIN_H
|
#define SIM_MAIN_H
|
|
|
#define WITH_CORE
|
#define WITH_CORE
|
#define WITH_WATCHPOINTS 1
|
#define WITH_WATCHPOINTS 1
|
#define SIM_HANDLES_LMA 1
|
#define SIM_HANDLES_LMA 1
|
|
|
#define SIM_ENGINE_HALT_HOOK(SD,LAST_CPU,CIA) 0 /* disable this hook */
|
#define SIM_ENGINE_HALT_HOOK(SD,LAST_CPU,CIA) 0 /* disable this hook */
|
|
|
#include "sim-basics.h"
|
#include "sim-basics.h"
|
#include "sim-signal.h"
|
#include "sim-signal.h"
|
|
|
#include <signal.h> /* For kill() in insns:do_trap */
|
#include <signal.h> /* For kill() in insns:do_trap */
|
|
|
#include <errno.h>
|
#include <errno.h>
|
#ifdef HAVE_UNISTD_H
|
#ifdef HAVE_UNISTD_H
|
#include <unistd.h>
|
#include <unistd.h>
|
#endif
|
#endif
|
|
|
/* These are generated files. */
|
/* These are generated files. */
|
#include "itable.h"
|
#include "itable.h"
|
#include "idecode.h"
|
#include "idecode.h"
|
|
|
typedef instruction_address sim_cia;
|
typedef instruction_address sim_cia;
|
static const sim_cia null_cia = {0}; /* Dummy */
|
static const sim_cia null_cia = {0}; /* Dummy */
|
#define NULL_CIA null_cia
|
#define NULL_CIA null_cia
|
/* FIXME: Perhaps igen should generate access macros for
|
/* FIXME: Perhaps igen should generate access macros for
|
`instruction_address' that we could use. */
|
`instruction_address' that we could use. */
|
/*#define CIA_ADDR(cia) ((cia).ip) doesn't work for mn10300*/
|
/*#define CIA_ADDR(cia) ((cia).ip) doesn't work for mn10300*/
|
|
|
#define WITH_WATCHPOINTS 1
|
#define WITH_WATCHPOINTS 1
|
|
|
#define SIM_CORE_SIGNAL(SD,CPU,CIA,MAP,NR_BYTES,ADDR,TRANSFER,ERROR) \
|
#define SIM_CORE_SIGNAL(SD,CPU,CIA,MAP,NR_BYTES,ADDR,TRANSFER,ERROR) \
|
mn10300_core_signal ((SD), (CPU), (CIA), (MAP), (NR_BYTES), (ADDR), (TRANSFER), (ERROR))
|
mn10300_core_signal ((SD), (CPU), (CIA), (MAP), (NR_BYTES), (ADDR), (TRANSFER), (ERROR))
|
|
|
|
|
#include "sim-base.h"
|
#include "sim-base.h"
|
|
|
#include "mn10300_sim.h"
|
#include "mn10300_sim.h"
|
|
|
/* Bring data in from the cold */
|
/* Bring data in from the cold */
|
|
|
#define IMEM8(EA) \
|
#define IMEM8(EA) \
|
(sim_core_read_aligned_1(STATE_CPU(sd, 0), EA, exec_map, (EA)))
|
(sim_core_read_aligned_1(STATE_CPU(sd, 0), EA, exec_map, (EA)))
|
|
|
#define IMEM8_IMMED(EA, N) \
|
#define IMEM8_IMMED(EA, N) \
|
(sim_core_read_aligned_1(STATE_CPU(sd, 0), EA, exec_map, (EA) + (N)))
|
(sim_core_read_aligned_1(STATE_CPU(sd, 0), EA, exec_map, (EA) + (N)))
|
|
|
|
|
/* FIXME: For moment, save/restore PC value found in struct State.
|
/* FIXME: For moment, save/restore PC value found in struct State.
|
Struct State will one day go away, being placed in the sim_cpu
|
Struct State will one day go away, being placed in the sim_cpu
|
state. */
|
state. */
|
#define CIA_GET(CPU) ((PC) + 0)
|
#define CIA_GET(CPU) ((PC) + 0)
|
#define CIA_SET(CPU,VAL) ((CPU)->cia = (VAL), PC = (VAL))
|
#define CIA_SET(CPU,VAL) ((CPU)->cia = (VAL), PC = (VAL))
|
|
|
|
|
struct _sim_cpu {
|
struct _sim_cpu {
|
sim_event *pending_nmi;
|
sim_event *pending_nmi;
|
sim_cia cia;
|
sim_cia cia;
|
sim_cpu_base base;
|
sim_cpu_base base;
|
};
|
};
|
|
|
|
|
struct sim_state {
|
struct sim_state {
|
|
|
/* the processors proper */
|
/* the processors proper */
|
sim_cpu cpu;
|
sim_cpu cpu;
|
#define STATE_CPU(sd, n) (&(sd)->cpu)
|
#define STATE_CPU(sd, n) (&(sd)->cpu)
|
|
|
/* The base class. */
|
/* The base class. */
|
sim_state_base base;
|
sim_state_base base;
|
|
|
};
|
};
|
|
|
/* For compatibility, until all functions converted to passing
|
/* For compatibility, until all functions converted to passing
|
SIM_DESC as an argument */
|
SIM_DESC as an argument */
|
extern SIM_DESC simulator;
|
extern SIM_DESC simulator;
|
|
|
/* (re) initialize the simulator */
|
/* (re) initialize the simulator */
|
|
|
extern void engine_init(SIM_DESC sd);
|
extern void engine_init(SIM_DESC sd);
|
extern SIM_CORE_SIGNAL_FN mn10300_core_signal;
|
extern SIM_CORE_SIGNAL_FN mn10300_core_signal;
|
|
|
#endif
|
#endif
|
|
|
