OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [d10v-elf/] [t-mulxu.s] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
.include "t-macros.i"
.include "t-macros.i"
 
 
        start
        start
 
 
        ;; clear FX
        ;; clear FX
        ldi r2, #0x8005
        ldi r2, #0x8005
        mvtc r2, cr0
        mvtc r2, cr0
 
 
        loadacc2 a1 0x7f 0xffff 0xffff
        loadacc2 a1 0x7f 0xffff 0xffff
        ldi r8, 0xffff
        ldi r8, 0xffff
        ldi r9, 0x8001
        ldi r9, 0x8001
test_mulxu1:
test_mulxu1:
        MULXU a1, r9, r8
        MULXU a1, r9, r8
        checkacc2 1 a1 0x00 0x8000 0x7FFF
        checkacc2 1 a1 0x00 0x8000 0x7FFF
 
 
 
 
        ;; set FX
        ;; set FX
        ldi r2, #0x8085
        ldi r2, #0x8085
        mvtc r2, cr0
        mvtc r2, cr0
 
 
        loadacc2 a1 0x7f 0xffff 0xffff
        loadacc2 a1 0x7f 0xffff 0xffff
        ldi r8, 0xffff
        ldi r8, 0xffff
        ldi r9, 0x8001
        ldi r9, 0x8001
test_mulxu2:
test_mulxu2:
        MULXU a1, r9, r8
        MULXU a1, r9, r8
        checkacc2 2 a1 0x01 0x0000 0xFFFE
        checkacc2 2 a1 0x01 0x0000 0xFFFE
 
 
        exit0
        exit0
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.