OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [d10v-elf/] [t-rie-xx.s] - Diff between revs 24 and 33

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
.include "t-macros.i"
.include "t-macros.i"
 
 
        start
        start
 
 
        PSW_BITS = 0
        PSW_BITS = 0
        point_dmap_at_imem
        point_dmap_at_imem
        check_interrupt (VEC_RIE&DMAP_MASK)+DMAP_BASE PSW_BITS test_rie_xx
        check_interrupt (VEC_RIE&DMAP_MASK)+DMAP_BASE PSW_BITS test_rie_xx
 
 
test_rie_xx:
test_rie_xx:
        .short 0xe120, 0x0000  ;; Example of RIE code
        .short 0xe120, 0x0000  ;; Example of RIE code
        nop
        nop
        exit47
        exit47
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.