OpenCores

URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [d10v-elf/] [t-rte.s] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24	Rev 33
`.include "t-macros.i"`	`.include "t-macros.i"`

`start`	`start`

`PSW_BITS = PSW_C\|PSW_F0\|PSW_F1`	`PSW_BITS = PSW_C\|PSW_F0\|PSW_F1`

`ldi r6, #success@word`	`ldi r6, #success@word`
`mvtc r6, bpc`	`mvtc r6, bpc`
`ldi r6, #PSW_BITS`	`ldi r6, #PSW_BITS`
`mvtc r6, bpsw`	`mvtc r6, bpsw`

`test_rte:`	`test_rte:`
`RTE`	`RTE`
`exit47`	`exit47`

`success:`	`success:`
`checkpsw2 1 PSW_BITS`	`checkpsw2 1 PSW_BITS`
`exit0`	`exit0`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.